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ABSTRACT 
Non-Destructive, Remote Testing of Physically Distributed Power Systems: Modeling 
Analysis and Experimental Prototyping 
Christian M. Schegan 
Karen Miu, Ph.D. 
 
 
 The design of naval ships is in the process of changing. Traditionally, full-scale 
prototypes were built in order to test and improve ship designs; a process that is both 
time-consuming and costly. One approach for streamlining the design process involves 
remote, non-destructive testing of physically distributed power systems hardware. The 
objective of this approach is to operate power system components and subsystems, 
located at geographically distributed sites, to emulate the desired physically connected 
power system. Such an approach introduces an underlying communication and control 
interface between hardware subsystems and/or components located at different sites.  
This work provides a methodology for the general design and an implementation of 
non-destructive, remote testing of physically distributed power systems hardware. 
Specifically, it proposes:  
 Partitioned Power System (PPS) models that account for bi-directional 
communication delays and measurement dependent sources;  
 methods to determine delay-dependent regions of steady-state stability for the 
PPS;  
 methods to determine the operating range over which the PPS emulates the 
physically connected power system.  
The creation of an experimental hardware test bed is presented. Results from both a 2-bus 
and 3-bus physically distributed power system are provided as a proof of concept. 
 
   1
1. INTRODUCTION 
1.1 MOTIVATION 
The design of naval ships is in the process of changing. Traditionally, full-scale 
prototypes were built in order to test and improve ship designs; a process that is both 
time-consuming and costly. One approach for streamlining the design process involves 
remote, non-destructive testing of physically distributed power systems hardware.  
Remote testing of physically distributed power systems hardware would allow for the 
control and operation of prototyped equipment or subsystems to be tested in a reliable 
and repeatable manner, before being installed in an actual system. Rigorous testing of 
hardware prototypes can also expose potential design problems or device defects early in 
the design process, minimizing product development and monetary cost. 
In order to determine the feasibility and effectiveness of remote testing, it is 
important to determine its limitations with respect to the types and ranges of testing. This 
may be done by constructing metrics to qualitatively and quantitatively measure the 
ability of physically partitioned experimental setup to capture the intended behavior of 
the original system. First, metrics may be applied to simulations of the intended 
partitioned system (i.e. initial feasibility analysis) and then later to experimental set ups.   
This thesis addresses the above issues by focusing on the modeling, analysis and 
experimental prototyping of physically distributed power systems. Its objectives are 
presented in the next section. 
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1.2 OBJECTIVES 
Specific objectives of this thesis include: 
 Deriving power flow and state space models for physically 
distributed/partitioned power systems that account for: 
 bi-directional communication delays between system partitions; 
 control gains and impedances of the interface that couples the 
partitioned subsystems.   
 Determining limits on communication delays and control interface 
parameters, such that: 
 the partitioned power flow problem has a solution; 
 the partitioned power system is steady-state stable. 
 Developing, testing and validating the steady-state operation of physically 
distributed/partitioned power systems through: 
 simulation in MATLAB/Simulink™; 
 experimental hardware set ups. 
This thesis addresses these objectives by making the following contributions. 
1.3 SUMMARY OF CONTRIBUTIONS 
The contributions of this thesis are summarized as follows: 
 Partitioned Power Flow (PPF) equations and the PPF problem are presented 
for physically distributed power systems and explicitly account for: 
 communication delays between partitioned subsystems; 
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 control gains and impedances of the interface that couples the 
subsystems. 
 A reduced dimension representation of the PPF equations is developed, 
which: 
 utilizes a Newton-Raphson (NR) approach to solve the PPF problem; 
 assumes that the state variables introduced during system partitioning 
are dependent on the state variables common to the unpartitioned 
system at the partitioning bus;  
 allows direct comparison between the NR-PPF and NR-UPF 
Jacobians. 
 A convergence theorem for a NR-PPF algorithm is presented and is outlined 
as follows: 
 Given: Solutions to the NR-PPF exist, 
 Then: There exists limits on the initial conditions and communication 
and controls interface parameters (i.e. communication delays, control 
gains and interface impedance), such that: 
 the NR-PPF algorithm converges to a solution; 
 Considerations for the design and implementation of general partitioned 
power system experimental set ups are outlined. 
 Simulation as well as physical implementation of a 2-bus and 3-bus 
partitioned power system are presented, tested and validated as a proof-of-
concept. 
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1.4 ORGANIZATION OF THESIS 
The framework of the thesis is shown in Figure 1.1. 
 
 
 
 
Figure 1.1. The framework of the thesis 
 
 
 
Each chapter is organized as follows: 
 Chapter 2 provides an overview of previous work that has been done in the 
areas of power hardware-in-the-loop (PHIL) testing and physically distributed 
power systems experimentation. It then outlines the motivations for the work 
in this thesis. The focus is placed on the design of more complex Power 
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Systems Hardware-in-the-Loop (PSHIL) experimentation, where non-intrinsic 
system properties, such as communication latency, may directly impact the 
performance and stability of experimentation.  
 Chapter 3 begins by presenting an overview of the traditional power flow 
equations and power flow problem. Next, it defines the power flow equations 
and power flow problem for physically distributed power systems. A reduced 
dimension representation of the partitioned power flow equations is then 
derived. Finally, a discussion is presented on modeling the effect of 
communication delay in measurement/time-delayed Linear Time Invariant 
(LTI) systems.  
 Chapter 4 begins by stating assumptions on the system properties and 
operating point of the unpartitioned and partitioned power systems. 
Convergence of the NR-UPF algorithm is assumed. Next a proof of 
convergence for the reduced dimension NR-PPF algorithm is presented. Then 
the relationship between the reduced dimension PPF and original PPF 
solutions is discussed. Finally, a method for determining the limiting value of 
communication delay is presented, which ensures the steady-state stability of 
time/measurement-delayed partitioned power systems.     
 Chapter 5 discusses an approach to designing a general partitioned power 
system experimental set up. Specifically, it focuses on design considerations 
for the Communication and Control Interface (CCI) and its main 
characteristics/functionality, namely: system-wide time synchronization, 
measurement and data acquisition, communication and control. The step-by-
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step construction of an actual CCI for physically distributed power system 
experimentation is then presented. 
 Chapter 6 presents results for a 2-bus and 3-bus partitioned power system. It 
begins by comparing the solutions of the NR-UPF and reduced dimension 
NR-PPF equations for a range of loading conditions, subject to various values 
of communication delay. Then, simulation and experimental hardware set ups 
are tested from lightly to heavily loaded conditions for each unpartitioned and 
partitioned system. Performance comparisons between simulation, simulation 
vs. experimental set ups and between experimental set ups are conducted for 
both systems. Performance is evaluated by comparing the relative error in bus 
voltage and real power, and the absolute error in line current between the 
partitioned and unpartitioned power systems to predefined error thresholds.        
 Chapter 7 draws conclusions and summarizes the contributions of this thesis. 
Extensions of this research and possible areas of future work are then 
discussed.   
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2. OVERVIEW OF PHYSICALLY DISTRIBUTED POWER SYSTEMS 
HARDWARE-IN-THE-LOOP EXPERIMENTATION 
This chapter provides an overview of physically distributed Power Systems 
Hardware-In-The-Loop (PSHIL) experimentation. It begins by presenting a brief 
background of Hardware-In-The-Loop (HIL) and Power Hardware-In-The-Loop (PHIL) 
experimentation, highlighting the similarities and differences between the two areas of 
research. Select research is then reviewed in the following areas: 
 HIL/PHIL interface design and analysis 
 Identifying and compensating for interface delays 
 Remote HIL/PHIL simulation and experimentation 
2.1 HARDWARE-IN-THE-LOOP VS. POWER SYSTEMS HARDWARE-IN-
THE-LOOP EXPERIMENTATION 
HIL is a method of experimentation, in which the control and operation of a 
hardware device or component may be tested in a reliable and repeatable manner, before 
it is installed in an actual system. HIL offers several advantages to the design process, 
such as monetary cost and risk reduction. Rigorous testing of hardware components can 
also expose potential design problems or device defects early in the design process. As 
such, HIL has become an important tool for designing and developing new technology, 
and has been employed extensively in academia and industry [1].  
HIL is generally used for prototyping new control algorithms for individual hardware 
devices, also known as the Hardware-Under-Test (HUT), such as motors, generators or 
hybrid electric drive trains. The remaining portion of the system, also known as the Rest 
Of System (ROS), is modeled and simulated in a real-time environment. The ROS for 
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HIL experiments is typically the controller being prototyped; hence, low-power control 
signals, typically in the range of ±10 V and 0-100 mA [1], and no power transfer takes 
place between the ROS and HUT. 
PHIL experimentation is similar to HIL testing, as it involves a simulated ROS 
interfaced with the HUT; however, the interface acts as a power source or sink, 
facilitating the transfer of power between the ROS and HUT. As a consequence, voltage 
and current signals are orders of magnitude larger than those for HIL, in order to 
accommodate power transfer on the kW- [2], [3], [4], and MW-scale [1].  
This thesis proposed PSHIL as an extension of PHIL experimentation, interfacing a 
simulated or experimental ROS with a power System-Under-Test (SUT). The SUT may 
consist of multiple passive network components (i.e. lines, transformers, etc.), buses and 
active devices (i.e. power electronics, protective relays, controllable sources/loads). As 
with PHIL experimentation, special attention must be focused on minimizing 
communication, control and actuation and computation delays when designing the system 
interface; else, operational and stability issues may arise in both real-time simulation, as 
well as with the SUT. 
Table 2.1 summarizes the types of HIL experimentation, where the 
highlighted/shaded areas are specifically investigated in this thesis. The following section 
presents a review of selected previous work in the area of HIL and PHIL experimentation 
and simulation. 
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Table 2.1. Comparison of Hardware-in-the-Loop (HIL) experimentation 
Type of 
Experimentation Range of Testing 
Power 
Transfer Example 
Location of 
Component(s) 
Testing 
Environment 
Hardware-in-the-
Loop (HIL) 
Low-Power  
(±10V, 0-100mA)[1] No 
Control 
Prototyping of a 
Single Device 
Centralized 
Simulation to 
Hardware 
[3], [5], [19] 
Power-Hardware-
in-the-Loop 
(PHIL) 
Medium to High 
Power 
 (kW-MW)[1] 
Yes 
Operations of a 
Power System 
Device 
Centralized 
Simulation Only 
[11], [15], [28]
Simulation to 
Hardware 
[1], [2], [4], [6], 
[7], [10], [12], 
[13], [26], [27]
Physically 
Distributed 
Hardware to 
Hardware 
Power Systems 
Hardware-in-the-
Loop 
Medium to High 
Power 
 (kW-MW)[1] 
Yes 
Operation of 
Power 
Subsystem(s) 
Centralized 
Simulation Only 
Simulation to 
Hardware 
[10]
Physically 
Distributed 
Hardware to 
Hardware 
 
 
 
2.2 REVIEW OF PREVIOUS WORK   
2.2.1 HIL AND PHIL EXPERIMENTATION: INTERFACE DESIGN AND 
ANALYSIS 
Numerous examples of HIL and PHIL experiments are available in the research 
literature, including but not limited to, testing of MW-scale electric motor drives [1], 
marine diesel engines [2], DC transmission systems [3], induction machines [4] and 
microgrids [5]. A common trait to all of these examples is the use of an interface to 
couple the ROS and HUT.  
Several types of system interfaces have been proposed to couple the ROS and HUT, 
such as the ideal transformer and transmission line models ([6], [7]), link inductor model 
[8] and the Inductor-Capacitor-Inductor (LCL) model [9]. The introduction of a non-ideal 
interface into the system introduces error into simulation, reducing simulation accuracy. 
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In addition, this error may potentially cause the system to become unstable during certain 
operating conditions.  
A time-delayed state-space based concept of performance mismatch and probability 
of performance mismatch were described in [6], [10]. These performance metrics allowed 
regions of acceptable operation to be defined, subject to the system’s network parameters, 
loading level and latency introduced by the interface. 
In [11], it was proposed that PHIL simulation error can be defined by two types of 
interface error perturbation functions; namely, Transfer Function Perturbation (TFP) and 
interface Noise Perturbation (NP). As a result, analytically determined upper bounds 
were established for PHIL simulation error using only knowledge of the interface’s 
transfer function and the open-loop system.  
While the error bounds [11] are computationally efficient to obtain, several 
assumptions which were made that may disqualify it for use in quantifying the simulation 
error of PSHIL studies. It assumes that the PHIL system and TFP are small, and that only 
feedback delay is introduced by the interface. In PSHIL studies, the PSHIL system is not 
required to be small, containing several buses and components. In addition, the interface 
introduces both feed forward and feedback delays into the overall system.     
Metrics for measuring the dynamic performance of PHIL interfaces were presented 
in [12]. Metrics included: qualitative analysis of load behavior over a wide range of 
frequencies, l  error of the difference between the transfer function of actual and PHIL 
loads, the norm of the error between reference and actual steady-state currents, and the 
value of THD for both systems. Analysis was presented for link inductor and LCL 
interface types.     
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2.2.2 IDENTIFYING AND COMPENSATING FOR INTERFACE DELAYS 
Special consideration is required when designing the interface between the ROS and 
HUT. Specifically, the fastest system dynamics of the ROS dictate the largest time step 
for real-time simulation. In order to assure the numerical stability of the PHIL set up, the 
total closed-loop delay must be smaller than the time step of the real-time simulation [5].  
Individual mechanisms involved in the total closed-loop delay (i.e. measurement, 
computation, communication, and actuation delays) are discussed and quantified in [13] 
and [14]. Closed-loop phase compensation is discussed in [13] and [15] as a method to 
reduce the overall simulation error induced by the closed-loop delay. 
A cosimulation platform called VPNET, combines the Virtual Test Bed (VTB) and 
OPNET simulation environments and was developed in [16] and [17]. The goal of the 
platform is to integrate simulated communication systems into power system (real-time) 
simulation. The platform allows for studies on the impacts of network communicated 
measurements and controls on the operation of the power system.  
2.2.3 REMOTE HIL AND PHIL TESTING 
The majority or previous work in the area of HIL and PHIL testing has focused on 
locally connected and operated equipment. Several works have alternatively proposed 
remotely accessible and operated testing platforms, where a power systems laboratory 
could be accessed from a remote location for HIL/PHIL testing.    
In [18] a two-bus power system was simulated at Drexel University and remotely 
controlled and operated from Iowa State University. AC power flow and maximum 
power flow experiments were conducted successfully. 
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Similar experiments on a two-bus and three-bus power system were conducted at 
Drexel in [19]. In this case, all experiments were conducted in hardware, and system 
loading was controlled remotely from Iowa State. Load scheduling was handled by either 
sending a complete schedule for automated remote control, or manually controlled by the 
remote user.  
A remotely accessible laboratory was discussed in [20] for experimentation with DC 
machines. A data acquisition and control interface was created in LabView™ and was 
made accessible by remote clients through the internet. The interface allowed for a 
number of experiments, such as DC motor speed control via armature voltage or field 
current, to be tested remotely. 
2.3 COMMENTS 
HIL and PHIL experimentation is a well-researched and widely accepted field of 
study. Much of the previous work has focused on real-time simulation of power systems 
with a single device as the HUT, where the entire platform is centrally located. Any 
discussions with respect to the effects closed-loop delay on simulation error and stability 
have also focused on a predominantly centralized test set up. 
This thesis distinguishes itself by focusing on physically distributed and remotely 
operated PSHIL experimentation, where the ROS and HUT contain power subsystems. 
Additionally, the impact of bi-directional communication delays between partitioned 
subsystems on the overall system performance is investigated.  
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3. PHYSICALLY DISTRIBUTED POWER SYSTEMS: MODELING  
This chapter details the approach to modeling a general n-bus unpartitioned Power 
System (PS), as well as the corresponding Partitioned Power System (PPS). These 
models are used in subsequent chapters to analyze the effect of communication delay on 
the steady-state stability and the steady-state operating point of the PPS.  
The chapter is divided into three sections as follows: 
 Section 3.1 reviews the power flow equations and the power flow problem for 
a general n-bus, unpartitioned PS. 
 Section 3.2 defines the power flow equations and the power flow problem for 
the corresponding PPS. A reduced dimension representation of the power 
flow equations is also presented. The reduction in dimension is achieved by 
utilizing assumptions on the algebraic dependence of the state variables at the 
partitioning bus on those common to the PS. Specifically, it allows for a one-
to-one comparison between the solutions of the power flow problem for the 
PS and PPS.  
 Section 3.3 presents a state-space representation for time-delayed partitioned 
power systems. It assumes linear time invariance of the time-delayed state-
space equations, and is provided in order to investigate the impact of 
communication delay on the steady-state stability of the linearized PPS.  
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3.1 GENERAL UNPARTITIONED POWER SYSTEM (PS): ALGEBRAIC 
EQUATIONS 
This section provides a brief review and selects notation for the power flow problem 
for a general n-bus, unpartitioned Power System (PS). It begins with a brief discussion on 
the construction of the nodal admittance matrix, followed by a presentation of the power 
flow equations. Finally, the power flow problem is presented in terms of bus type, known 
and unknown parameters. The setup will then be utilized in subsequent sections when 
deriving the power flow equations for a general Partitioned Power System (PPS).  
3.1.1 CONSTRUCTION OF THE NODAL ADMITTANCE MATRIX 
The nodal admittance matrix relates the total injected nodal currents of an 
interconnected network to the nodal voltages via the branch admittances that interconnect 
the network. For an n-bus, balanced power system, a single-phase representation results 
in an (nxn) bus admittance matrix ( BusY ), defined as: 
 
 
 
11 12 1
21 2
1
1 2 1
n
n
n n
kk kjBus
jk n n
n n nnn n
Y Y Y
Y Y
Y YY
Y Y
Y Y Y Y



         


  


 (1) 
where 
 kkY   is the total admittance at bus k; 
 ,kj jkY Y   is the admittance between buses k and j; 
 kj kj kjY G jB   where kjG  and kjB  are conductance and susceptance, 
respectively.  
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3.1.2 THE POWER FLOW PROBLEM 
This subsection first presents the power flow equations for a general n-bus power 
system. Then, it describes the power flow problem. As an example, a Newton-Raphson 
(NR) approach is summarized for use in iteratively solving the power flow equations. 
 
 
 
Figure 3.1. Example of an n-bus PS, where bus 1 is the slack bus with known states 1V  and 1V . 
 
 
 
The power flow equations for an n-bus power system are derived from the law of 
conservation of complex power based on Tellegen’s theorem [29] at each bus and are 
presented as follows: 
 
  
   , 1,...,
kPS
PSG D kk k
kPS
PSG D kk k
P P P x
k n
Q Q Q x
     
 (2) 
where 
 ,G Gk kP Q  are the real and reactive power generated at bus k; 
 ,D Dk kP Q  are the real and reactive power demand/load at bus k; 
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      ,k kPS PSPS PSk kP x Q x  are the power injections from other branches at bus k, for 
iteration  PSk . 
    2 1k nPSPSx V
      
 are the unknown state variables, V  and   (i.e. the bus 
voltage magnitude and phase angle vectors, respectively). 
The net real and reactive bus power injections from other branches are defined as: 
 
             
             1
1
cos sin
, 1,...,
sin cos
n
k k k k kPS PS PS PS PS
PSk k j kj kj kj kj
j
n
k k k k kPS PS PS PS PS
PSk k j kj kj kj kj
j
P x V V G B
k n
Q x V V G B
 
 


     


 (3) 
where 
       k k kPS PS PSkj k j      is the difference in bus voltage phase angle between 
buses k and j; 
In order to solve the power flow problem for each connected bus, a bus model is 
applied. Table 3.1 presents three bus types, as well as their known and unknown 
parameters.    
 
 
Table 3.1. Known and unknown parameters for the power flow problem by bus type. 
Bus Name Bus Type Known Parameters Unknown Parameters 
Substation Bus Slack Bus ,,Sub V SubV   ,Sub SubP Q  
Generator Bus ,P V  ,G kkP V  ,G Vk kQ   
Load Bus ,P Q  ,L Lk kP Q  ,k VkV   
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This work makes the following assumptions: 
1) There is one slack bus. All others buses are load buses.  
2) For ease of notation, bus 1 is taken to be the slack bus, where  
1V  is the specified source voltage magnitude and  
1 0V    (to ease notation with respect to the additional phase angle offset). 
Therefore, the power flow problem is described as:  
Given: 1 1 2 2, , , ..., , , ...,n nV P P Q Q  
   Find:   1 1 2 2, , , ... , , , ...,n nP Q V V   
 
and the resulting unknown state vector,  kPSPSx , is:  
 
   
2
2 1 1
2
nk nPS
PS
n
x
V V
V

   
                 



 (4) 
The power flow equations in (2) can be set up in the form    0kPSPSPSf x  :  
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  
  
  
  
  
    
2 2 2
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P x P P
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Q x Q Q Q x
Q x Q Q
 
                             



 (5) 
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In (5),   kPSPSP x  and   kPSPSQ x are the mismatch vectors, representing the mismatch 
between the given values of P and Q, and the corresponding values obtained at 
iteration  PSk .  
The power flow equations are well-behaved, smooth functions (i.e. continuously 
differentiable and locally analytic in a neighborhood around the solution to (2)). One 
common solution method to the power flow problem is the use the Newton-Raphson 
(NR) algorithm. This algorithm uses a first-order Taylor series approximation of the 
power flow equations around an operating point in order to iteratively solve (2). Note that 
the negative sign in (5) has been factored out to eliminate the negative sign in the general 
form of the NR iteration, given in (6). Equation (7) presents (6) in block-matrix form.  
 
         k k kk PS PS PSPS PS PS PSPS PSJ x x f x    (6) 
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     
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  
  
  
k kPS PS
PS PS
k kPS PS
PS PS
k k k kPS PS PS PS
PS PS PS PS
P x P x
x P xV
Q x Q x V x Q x
V


                                 
 (7) 
where 
         2 1 2 1kk n nPSPS PSPSJ x       is the Jacobian matrix evaluated at  kPSPSx ; 
The power flow equations can now be solved as follows: 
1. Choose initial conditions for the state variables  0PSx  and error tolerance PS  
for algorithmic convergence/stopping criteria. 
2. Evaluate     kk PSPS PSPSJ x  and   kPSPSPSf x  at  kPSPSx . 
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3. Solve (7) for:  
 
  
  
kPS
PSkPS
PS kPS
PS
x
x
V x
       
 
4. Update the state vector.  
      1k k kPS PS PSPS PS PSx x x     (8) 
5. Check for convergence: 
If        Tk kPS PSPS PS PSP x Q x 

      
Stop 
Else 
Set 1PS PSk k   and go to Step 2. 
3.2. GENERAL PARTITIONED POWER SYSTEM (PPS): ALGEBRAIC 
EQUATIONS 
This section derives the Partitioned Power Flow (PPF) equations as an extension of 
the general n-bus, PS in the previous section. The system is physically partitioned at bus i 
by a Communication and Control Interface (CCI) and depicted in Figure 3.2. Note that 
iV , sV , iI , sI ,   and   are expressed as phasor quantities in order to provide a 
seemless transition from the descriptions of the PPF to the UPF equations.  
The first subsection describes the CCI, states assumptions regarding its behavior and 
characteristics, and then derives the bus admittance matrix ( ,Bus PPSY ) for the PPS. The 
second subsection defines the PPF problem and derives the PPF equations. 
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Figure 3.2. Example of an n-bus power system that is partitioned at bus i, including a detailed overview of 
the components at the point of partitioning. Note that iV , sV , iI , sI ,  ,   are phasor quantities. 
 
 
 
3.2.1. DERIVING THE BUS ADMITTANCE MATRIX ( ,Bus PPSY ) FOR THE PPS 
This subsection begins by discussing the general process for devising an equivalent 
circuit model of power systems components. The equivalent circuit of a transformer is 
provided as an example that parallels the steady-state Input/Output (I/O) behavior of the 
CCI (i.e. both devices physically isolate, yet electrically connect two circuits). Then, the 
equivalent circuit model of the CCI is derived with respect to its steady-state I/O 
behavior. Finally, the equivalent circuit model of the CCI is used to derive the bus 
admittance matrix for the PPS. 
The general process for devising equivalent circuit models of power systems 
components is as follows: 
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1. Study the electro-physics of the device/component (i.e. flux linkages, 
nonlinearity of materials, rotating electro-magnetic fields, etc); 
2. Make assumptions on the electro-physical behavior (i.e. linearization of 
nonlinear behavior, approximate relationships between electrical and 
magnetic phenomenon, etc); 
3. Derive an electric circuit model for the electro-magnetic device or 
component; 
Call the circuit equivalent with respect to the assumptions on the electro-physical 
behavior (e.g. equivalent circuit model of a transformer with respect to steady-state 
winding and core losses). 
Table 3.2 presents the phenomena that are represented in the equivalent circuit 
model of a transformer, originally discussed by C. Steinmetz in 1895 [53]. A description 
of each phenomenon and a qualitative relationship of electro-magnetic behavior are 
provided, followed by how they are represented in the equivalent circuit model. Further 
details may be found in [30]. During steady-state, unsaturated operation of a transformer, 
the equivalent circuit model in Figure 3.3 provides a highly accurate representation of a 
real transformer; however, the model is inaccurate when the transformer is saturated, as 
well as during transient events.  
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Table 3.2. Phenomenon captured in the equivalent circuit representation of a transformer 
Phenomenon Description Qualitative Relationship Equivalent Circuit Representation 
Turns Ratio 
Ratio of primary ( pN ) to 
secondary ( sN ) transformer 
windings 
 p p s sN V N V  
(unsaturated core) 
 p p
s s
N V
a
N V
   
Copper Losses Resistive heating in transformer windings 
 2pI  (primary) 
 2sI  (secondary) 
 pR  (primary) 
 sR  (secondary) 
Eddy Current 
Losses 
Resistive heating in 
transformer core  
2
pV   CR  (parallel shunt) 
Hysteresis 
Losses 
Change in magnetic polarity of 
transformer core (i.e. every half-
cycle) 
 Nonlinear function of 
pV  
 pjV  (unsaturated 
core) 
 MjX  (parallel shunt) 
Leakage Flux 
Fluxes that escape the core and 
only pass through one 
transformer winding 
 Represented by leakage 
inductances 
 pjX  (primary) 
 sjX  (secondary) 
 
 
 
 
Figure 3.3. Approximate equivalent circuit model of a transformer (referred to the primary side) 
 
 
An example of a general n-bus partitioned power system is shown in Figure 3.2. It is 
an extension of the system in Figure 3.1, physically partitioned at bus i by a CCI. A 
remote bus, bus s, is created on the remote side of the CCI.  
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The CCI, depicted at the bottom of Figure 3.2, consists of a Current Controlled 
Current Load (CCCL) at bus i and a Voltage Controlled Voltage Source (VCVS) at bus s. 
These control devices communicate iV  and sI  (i.e. RMS magnitude and phase angle) 
with one another via a communication network. The output of the control devices are 
modeled by multiplying  iV  and sI  by complex gains   (at the CCCL) and   (at the 
VCVS), respectively. The magnitudes   and   represent unitless, scalar gains from 
the controllable sources/loads. The phase angles,   and  , represent the phase shift, in 
degrees, due to communication and control delays incurred while transmitting 
measurements and actuating the controllable sources/loads. Specifically,  
 
bw
fw


 
 


 (9) 
where  
      is the angular velocity of the system at 60Hz; 
 bw   is the feedback communication delay between buses s and i, in seconds;  
 fw   is the feed forward communication delay between buses i and s, in 
seconds. 
Note that while the system is physically decoupled, it remains coupled through the 
control devices of the CCI at a power signal level. The assumptions on the behavior of 
the CCI are: 
1) The CCCL and VCVS are operating in their linear operating regions. 
2) The CCCL and VCVS can be modeled using ideal dependent current and 
voltage sources in series/parallel with passive circuit components (i.e. R, L, C).  
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3) The power system is balanced and normal. 
4) The feedback and feed forward delays, bw  and fw , are considered to be 
constant, known/measured values. 
From assumptions 1 - 4, the CCI can be modeled using a single-phase, equivalent 
nodal admittance circuit representation (i.e. similarly to the per-phase equivalent circuit 
of a three-phase transformer [30]).  Additionally, assumption 3 requires the CCI to have 
the following characteristics of a normal system: 
1) The product of ideal transformer gains around any loop in the power system 
equals 1. 
2) For every set of parallel paths, there is the same product of ideal transformer 
gains. 
Assuming that bw  and fw  are constant values is a valid assumption for the analysis 
in this thesis, as their values are known at the start of the power flow and do not change 
during the iterations. 
Given the structure of the CCI, it is easiest to first determine the inverse hybrid 
equivalent circuit parameters (i.e. g-parameters). This is accomplished by applying 
Kirchoff’s current and voltage laws to bus i (i.e. CCCL) and bus s (i.e. VCVS), 
respectively. The result is shown below, where VCVSZ  is the internal impedance of the 
VCVS.  
  11 12
21 22
0i i i i
s s VCVS s s
I V V Vg g
G
V I Z I Ig g


                                 
 (10)
The equivalent nodal admittance representation (i.e. y-parameters) of the CCI is obtained 
from (10) as follows: 
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12
, ,22 22
, ,21
22 22
1
ii CCI is CCIi i i VCVS VCVS i
si CCI ss CCIs s s VCVS VCVS s
g g
Y Yg gI V V Y Y V
Y YI V V Y Y Vg
g g
 

                                       
 (11)
where 
 11 22 12 21g g g g g    is the determinant of the G-matrix; 
 1VCVS VCVSY Z                  is the admittance of the VCVS. 
The bus admittance matrix for the PPS is then defined as: 
 
 
 
 
22 23 2
32
,
1
2 1
ˆ ˆ
ˆ ˆ
n
ii is n n
Bus PPS
si ss
n n
n nnn n
Y Y Y
Y
Y Y
Y
Y Y
Y
Y Y Y



           

 
 
 
 

 (12)
where 
 iˆi ii VCVSY Y Y    is the equivalent total admittance at bus i;  
 iˆs VCVSY Y   is the equivalent admittance between buses i and s; 
 sˆi VCVSY Y   is the equivalent admittance between buses s and i; 
 sˆs ss VCVSY Y Y    is the equivalent total admittance at bus s; 
Note that:  
 the CCI only affects the elements of ,Bus PPSY  directly connected to the partitioning 
bus; 
 all other elements of ,Bus PPSY  are constructed the same as BusY ; 
   26
 ,Bus PPSY  is not symmetric due to the CCI.   
The following subsection uses ,Bus PPSY  to derive the PPF equations. 
3.2.2. PPF PROBLEM AND PPF EQUATIONS 
This subsection begins by stating assumptions for the PPS. Next, the PPF problem is 
stated, followed by a derivation of the PPF equations. Note that due to the similarity to 
deriving the UPF equations, much of the step-by-step detail has been omitted. 
This work makes the following assumptions for the PPS: 
1) The PPS:  
a. is partitioned at one bus (bus i); 
b. is not branched at bus i; 
c. introduces additional algebraic state variables ( s ) and ( sV ) to the PPF 
equations, in order to account for the remote bus (i.e. bus s); 
d. is balanced and normal. 
 
2) There is one slack bus, from which all phase angles are referenced. All other 
buses are load buses.  
3) For ease of notation, bus 1 is taken to be the slack bus, where  
1V  is the specified source voltage magnitude and 
1 0V    (to ease notation with respect to the additional phase angle offset). 
It should be noted that assumption 1a and 1b apply specifically to this thesis and 
may be relaxed in future work, as long as the system remains normal. This implies that 
any parallel branches containing partitioned buses must meet the criteria for normal 
systems specified in the Section 3.2.1.   
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The power flow problem is described as: 
Given: 1 1 2 1 2 1, , , ... , , , ... , , , , ... , , ... , , ... , , , , , ,i i n s i i n s fw bwV P P P P P Q Q Q Q Q        
Find:   1 1 2 2 1 1, , , , ..., , , , , ... . , , ,i i i i n n s sP Q V V V V V        
and the resulting state vector,  kPPSPPSx  at iteration  PPSk  is: 
 
 
2
1
2
2
1
i
i
n
s sk nPPS
PPS
s
i
i
n
s
x
V V
V
V
V
V
V



 
 


                                   





 (13)
Note that in order to simplify notation presented in the subsequent sections, the state 
variables have been arranged such that those corresponding to bus s are place after bus n.  
The PPF equations are then derived similarly to those in Section 3.1.2 and are given 
below for all buses 1,2, ... ,i,i 1,... , ,k n s  : 
 
  
   , 1, ... ,i, ... , ,
kPPS
PPSG D kk k
kPPS
PPSG D kk k
P P P x
k n s
Q Q Q x
     
 (14)
where 
 ,G Gk kP Q   are the generated real and reactive power at bus k; 
 ,D Dk kP Q  are the real and reactive power demand/load at bus k; 
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      ,k kPPS PPSPPS PPSk kP x Q x  are the real and reactive bus power injections from other 
branches connected to bus k, for iteration  PPSk . 
The net real and reactive bus power injections from other branches are defined as: 
 
        
        
1
1
1, ... ,n,s
n
k k kPPS PPS PPS
PPS PPS PPSk kj ks
j
j s
n
k k kPPS PPS PPS
PPS PPS PPSk kj ks
j
j s
P x P x P x
k
Q x Q x Q x


     

  (15)
where 
             
1 1
cos sin
n n
k k k k kPPS PPS PPS PPS PPS
PPSkj k j kj kj kj kj
j j
j s
P x V V G B 
 
    
             cos sink k k k kPPS PPS PPS PPS PPSPPSks k s ks ks ks ksP x V V G B    
and 
             
             
1 1
sin cos
sin cos
n n
k k k k kPPS PPS PPS PPS PPS
PPSkj k j kj kj kj kj
j j
j s
k k k k kPPS PPS PPS PPS PPS
PPSks k s ks ks ks ks
Q x V V G B
Q x V V G B
 
 
 
 
 
 
 
with bus 1 as the slack bus, the power flow equations in (14) can be set up in the form 
   0kPPSPPSPPSf x  :  
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  
  
  
  
  
  
  
  
  
  
2 2 2
2 2 2
kPPS
PPS D G
k kPPS PPS
PPS PPSn D Gn n
k kPPS PPS
PPS PPSs D G ss skPPS
PPSPPS k kPPS PPS
PPS PPSD G
kPP
PPSs
kPPS
PPSn D Gn n
kPPS
PPSs D Gs s
P x P P
P x P P P x
P x P P P x
f x
Q x Q Q Q x
Q x
Q x Q Q
Q x Q Q
                             

   
2 10 n
S

           
  (16)
In (16),   kPPSPPSP x ,   kPPSPPSsP x ,   kPPSPPSQ x  and   kPPSPPSsQ x  are the mismatch 
vectors, representing the mismatch between the given values of P and Q and the 
corresponding values obtained at iteration  PPSk .  
The power flow equations are well-behaved, smooth functions (i.e. continuously 
differentiable and locally analytic in a neighborhood around the solution to (14); 
therefore, a solution method such as Newton-Raphson (NR) may be implemented. Note 
that the negative sign in (16) has been factored out to eliminate the negative sign in the 
general form of the NR iteration, given in (17). Equation (18) presents the block-matrix 
form. 
           k k kk PPS PPS PPSPPS PPS PPS PPSPPS PPSJ x x f x    (17)
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       
       
       
       
  
  
  
  
  s s k kPPS PPSPPS PPS
s s s s
kPPS
PPSs s Ps s
kPPS
PPS
s s kPPS
PPSs
ss s s
s s
P P P P
V V
x P x
P P P P
x P xV V
Q Q Q Q V x
V V
V x
QQ Q Q
V V
  
 
 
 
                                                                         
  
  
  
kPPS
PS
kPPS
PPS
kPPS
s PPS
Q x
Q x
         
 (18)
where 
      2 2kk n nPPSPPS PPSPPSJ x   is the Jacobian matrix evaluated at  kPPSPPSx ; 
 
    kPPSPPSx    is used for ease of notation; 
 
 
           1 1, , , n nQ QP P
V V 
               are block matrices of
   kPPSPPSJ  ; 
 
 
         
         
1 1
1 1
, , ,
, , ,
n
s s s s
ns s s s
Q QP P
V V
P P Q Q
V V
 
 
 
 
                          


 are block vectors of    kPPSPPSJ  ; 
 
        , , ,s s s s
s s s s
P P Q Q
V V 
               are individual entries of 
   kPPSPPSJ  . 
 
3.2.3. REDUCED DIMENSION REPRESENTATION OF NR-PPF EQUATIONS  
The goal of this subsection is to develop a reduced dimension representation for the 
PPF equations by exploiting the assumed algebraic dependence of the state variables at 
bus s to those at bus i (i.e. via row/column reduction of redundant variables). The 
resulting reduced dimension representation has the same number of equations and state 
variables as the UPF in (7), but also explicitly includes phase shifts due to 
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communication delays and scaled voltage/current magnitudes due to control gains of the 
CCI.  
There are several reasons for deriving a reduced representation of the NR-PPF 
equations. First, NR-PPF equations result in an ill-conditioned and possibly singular 
Jacobian, due to the algebraic dependence of state variables at the CCI. This can be 
resolved by implementing a distributed/sequential NR power flow method; however, a 
direct comparison of the NR-PPF and NR-UPF algorithms is not straightforward. The 
reduced dimension NR-PPF equations eliminate redundant state variables through 
row/column reduction of the PPS Jacobian, effectively combining the CCI into a single 
bus representation. This allows for a unified NR power flow algorithm to be 
implemented. Second, the reduced dimension NR-PPF equations have the same 
dimension as the NR-UPF equations, allowing for a direct comparison between the two 
algorithms.  
The subsection is organized as follows: 
Step 1. Explicitly derive a linear affine mapping,    k kPPS PPSPPS PSdx F x b  , relating 
states of the unpartitioned power system to those of the partitioned power 
system . 
Step 2. Assuming the algebraic dependence of the states at bus s to those at bus i, 
row/column reduce     kk PPSPPS PPSPPSJ x  and   kPPSPPSPPSf x  to eliminate 
redundant equations. 
Step 3. Substitute variables according to the linear affine mapping from point 1 to 
eliminate redundant variables (i.e. sV and s ). 
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Step 1. Derive a linear affine transformation relating the states of the PS and PPS: 
Let the algebraic state variables for the PPS be defined by (13). The bus voltage 
magnitudes and phase angles at every bus of the PPS (except at bus s) map directly to 
those of the PS (See (4)). Note that  kPPS  and  kPPSV  are decoupled and there are no 
phase offsets due to communication delays.  
The state variables at bus s are algebraically dependent on those at bus i. The 
equations are given below in (19) and presented in matrix form in (20) and (21). 
 
   
   
k kPPS PPS
s i fw
k kPPS PPS
s iV V
  

 
  (19)
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 
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e b
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  
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 
                                 

 
 (20)
 
 
    
 
 
 
 
 
2
3
1
1
0
0
0
kPPS
T
kPPS
kk T PPSPPS
s ikPPS
i
kPPS
n
i th element
V
V
V e V
V
V
  
                                
 
 
 (21)
The resulting linear affine mapping is presented in (22). Note that the PPS can now be 
described completely and explicitly in terms of the original state variables of the PS 
through dF  and b . 
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 
 
 
 
1
1
1
1
0
0
0
00
n
kPPSTT
ik ksPPS PPS
PPS PSdkPPS
n
T T
i
be
x F x b
V
e






                            
I 0
0 I
 (22)
where 
    1 11 n nn    I  is the identity matrix; 
  1 11 nTie     is a zero vector with a single 1 as the (i-1)-th element; 
    is the gain of the VCVS at bus s; 
    1 1n n  0 
 
is a zero matrix; 
  1 10 n   is a zero vector; 
 fwsb    is a scalar offset representing the feed forward time delay 
of  kPPSs ; 
  2 2 1n ndF    is a gain matrix relating non-delayed portions of  kPPSPPSx  to  
 kPPS
PSx ;  
 2 1nb   is an offset vector representing time-delayed states. 
 
Step 2. Reduce the dimension of the NR-PPF equations by eliminating redundant 
variables: 
The next step is to determine the state mismatch values between iteration 
 1PPSk   and  PPSk  using (22). This relationship is given in (23) as follows: 
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 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
1
1
1
kPPS
kPPS k kPPS PPS
s
kPPS
kPPS d dPPS k kPPS PPS
kPPS
s
k kPPS PPS
d k kPPS PPS
kPPS
d dkPPS
x F b F bV V V
V
F b b
V V
F F
V

  
 





                                          
                   
     
 kPPS
PSx
 
(23)
Applying (23) to the left-hand side of (17) results in column reduction from 2n  to 
 2 1n : 
 
         k k kk PPS PPS PPSPPS PPS PS PPSdPPS PPSJ x F x f x    (24)
Left multiplying both sides of (24) by TdF  results in row reduction from 2n  to  2 1n  .  
 
         k k kkT TPPS PPS PPSPPS PPS PS PPSd d dPPS PPSF J x F x F f x    (25)
 
Step 3. Substitute variables according to the transformation derived in Step 1: 
The reduced dimension representation is completed by substituting (22) into (25) 
and is presented in simplified notation in (26): 
      ˆˆ
kPPSkk PPSPPS
PSPPS PPS
J x f    (26)
with 
           2 1 2 1ˆ kk k n nT PPSPPS PPS PSPPS d d dPPSJ F J F x b F       
       2 1 1ˆ kPPS k nT PPSPSd dPPS PPSf F f F x b        
   35
Specifically, 
 
     2 1 2 1
ˆ ˆ
ˆ
ˆ ˆ
k n nPPS
PPS
P P
V
J
Q Q
V


  
            
  (27)
where 
   
   
1 1 1 1 1 1
1 1 1 1 1 1
ˆ
ˆ
T Ts s
n n i i n i
k ks s PPS PPSx F x bdPPS PS
T Ts s
n n i i n i
k ks s PPS PPSx F xdPPS PS
P PP P P e e e
P PP P P e e e
V V V V V
    
 
     
 
     

                          
                             
I I I
I I I
b
 
   
 
1 1 1 1 1 1
1 1 1 1 1 1
ˆ
ˆ
T Ts s
n n i i n i
k ks s PPS PPSx F x bdPPS PS
T Ts s
n n i i n i
k ks s PPS Px F xdPPS PS
Q Q Q Q Qe e e
Q Q Q Q Qe e e
V V V V V
    
  
     
 
     

                           
                              
I I I
I I I
 PS b
 
and 
 
         2 1 1
ˆ
ˆ
ˆ
kPPS
PPS PSdk nPPS
PSdPPS kPPS
PSdPPS
P F x b
f F x b
Q F x b
 
          
  (28)
where 
          
          
,
,
, ,
,
,
, ,
,
ˆ
,
,
ˆ
,
kPPS
PSk PPS dkPPS
PSk PPS d k kPPS PPS
PS PSi PPS d s PPS d
kPPS
PSk PPS dkPPS
PSk PPS d k kPPS PPS
PS PSi PPS d s PPS d
P F x b k i
P F x b
P F x b P F x b k i
Q F x b k i
Q F x b
Q F x b Q F x b k i
           
           
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Note that the dimensions of (26) match those of (7) (i.e. the NR-UPF equations). 
Furthermore, only six rows and columns of the Jacobian in (27) (i.e. i-2, i-1, i, n+i-2, 
n+i-1, and n+i) will differ from the NR-UPF Jacobian as depicted on the following page. 
These rows and columns will be the main focus of convergence analysis of the NR-PPF 
algorithm in Chapter 4.   
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Now that the PPF equations have been described, the following subsection presents a 
time-delayed state space representation of the PPS. It assumes that the PPS is Linear 
Time Invariant (LTI) and can be described using first-order time-delayed differential 
equations. This representation is used later to investigate the impact of communication 
delay on the steady-state stability of the PPS. 
3.3 APPLICATION TO A TIME/MEASUREMENT DELAYED PPS 
This section presents an application for state space modeling of time/measurement-
delayed partitioned power subsystems, interconnected by a generic CCI (Figure 3.4). The 
assumptions made during modeling are as follows: 
1. Both subsystems of the PPS are time-delayed, LTI systems. 
2. The inputs of one subsystem are dependent on the delayed outputs of the other 
subsystem (i.e. via the CCI).  
3. State variables are chosen as inductor voltages and capacitor currents. 
4. Time is referenced from the slack bus in Subsystem 1. 
5. The feed forward and feedback delays, fw  and bw , are constant values. 
 
 
fw
 1Sy t  1S fwy t 
 2S bwy t 
bw  2Sy t
 
Figure 3.4. Block diagram for a generic time-delayed LTI power system. 
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The state space equations for each subsystem in Figure 3.4 are as follows: 
Subsystem 1: 
 
       
   1 1 1 1 1 1 21 1 1
S S S S S S S bw
S S S
x t A x t B u t G y t
y t C x t
   


 (29)
Subsystem 2: 
 
       
   
2 2 2 2 2 2 1
2 2 2
S S S S S S S fw
S S S
x t A x t B u t G y t
y t C x t
   


 (30)
where 
      1 2, TT TS Sx t x t x t     are the dynamic state variables,   wx t  ; 
      1 2, TT TS Su t u t u t     are the input variables,   pu t  ; 
      1 2, TT TS Sy t y t y t     are the output variables,   qy t  . 
 
Note that , , , , 1,2Si Si Si SiA B C G i   are the system, control, output and coupling matrices, 
with appropriate dimensions, for subsystems 1 and 2, respectively. 
Equations (29) and (30) can be combined into the following time-delayed state space 
equations: 
 
         
   
0 1 2d fw d bwx t A x t A x t A x t Bu t
y t Cx t
      


 (31)
where, 
1 1 2
0 1 2
2 2 1
0 0 0 0
; ;
0 0 0 0
S S S
d d
S S S
A G C
A A A
A G C
                
 
1 1
2 2
0 0
;
0 0
S S
S S
B C
B C
B C
          
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Here 0A  is the delay-free system matrix, 1dA  and 2dA  are the time-delayed system 
matrices corresponding to the feed forward and feedback delays, and B and C are the 
control and output matrices. Note that when 0fw bw   , the state space equations of the 
PPS reduce to the state space equations of the PS. Analysis will be presented in Chapter 
4, which determines the limiting value of delay that ensures the steady-state stability of 
the system in (31). An example system will be presented in the Chapter 6. 
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4. PHYSICALLY DISTRIBUTED POWER SYSTEMS: ANALYSIS 
With respect to the overall thesis flow, this chapter focuses on topics illustrated in 
Figure 4.1. 
 
 
 
Figure 4.1. The outline of the topics covered in this chapter is presented. The dashed arrows represent 
analysis of the Newton Raphson partitioned and unpartitioned power flow equations.  
 
 
 
This chapter analyzes the impact of communication delays on the solution to the 
Partitioned Power Flow (PPF) problem. Specifically, it seeks to develop bounds on: 
 fw   (i.e the phase shift, in degrees, introduced by the feed forward 
communication and control delay) 
 bw   (i.e. the phase shift, in degrees, introduced by the feedback 
communication and control delay) 
and define initial conditions to Newton-Raphson (NR-) PPF algorithm such that:  
1. A locally defined solution to the nonlinear PPF equations exists and is unique. 
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2. The sequence of iterates for the NR-PPF algorithm is convergent to its locally 
defined solution. 
Note that the nonlinear power flow equations for the unpartitioned Power System 
(PS) and Partitioned Power System (PPS) are well-behaved in the sense that they are 
smooth (i.e. continuously differentiable). Furthermore, the equations are analytic in a 
neighborhood around their respective solutions (i.e. equal to their Taylor series 
expansion), when a solution exists. The NR-UPF and NR-PPF equations are first-order 
Taylor series approximations of the UPF and PPF equations; therefore, if a solution 
exists, and the initial guess to the NR algorithm is in the neighborhood of its respective 
solution, the NR algorithm will converge.   
A reduced dimension NR-PPF Jacobian matrix, ˆPPSJ , was derived in Section 3.2.3. 
Several observations regarding ˆPPSJ  include: 
O1. ˆPPSJ  and PSJ  have the same dimensions (i.e. 2(n-1 ) x 2(n-1)) 
O2. ˆPPSJ  and PSJ  are related as follows: 
a. entries corresponding to buses not directly connected to the 
partitioning bus are identical to PSJ   
b. entries corresponding to buses directly connected to the partitioning 
bus in ˆPPSJ  (i.e. all rows and columns with indices i-2, i-1, i, n+i-2, 
n+i-1, n+i) are functions of the phase shifts (   and  ), the gains on 
the Voltage Controlled Voltage Source (VCVS) and the Current 
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Controlled Current Load (CCCL) (   and  ), and the internal 
impedance of the VCVS ( VCVSZ ). 
c. if 0   , 0   , 1   and 1  , then ˆPPSJ  and PSJ  are 
identical.  
This chapter is divided into four sections as follows: 
 Section 4.1 provides assumptions on the system properties and operating 
point of the PS and PPS, as well as convergence criteria for the NR-UPF and 
NR-PPF algorithms. 
 Section 4.2 defines bounds on   and  , such that ˆPPSJ  is nonsingular. It 
assumes that 1   and 1  .  
 Section 4.3 shows the conditions under which the reduced dimension NR-
PPF algorithm is locally convergent. The solution to the reduced dimension 
PPF equations is then used to reconstruct a solution to the original PPF 
equations.  
 Section 4.4 discusses a method for determining a limiting value of roundtrip 
communication delay that ensures steady-state stability of a PPS with time 
delayed measurements, as presented in Section 3.2. 
4.1. ASSUMPTIONS FOR THE UNPARTITIONED AND PARTITIONED 
POWER SYSTEMS 
The following assumptions apply to both the PS and PPS unless explicitly noted. 
Justifications for and/or consequences of each assumption are then stated.  
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A1. The power transmission lines are mostly reactive (i.e. , , 2, ... ,kj kjG B k j n  ) 
A2. The difference in bus voltage phase angle between any two buses is small (i.e. 
  10 , , 2, ... ,kj k j k j n        )   
A3. Bus voltage magnitudes are maintained near 1.0 per-unit. 
A4. (PPS) The impedance of the VCVS is mostly reactive (i.e. VCVS VCVSG B ) 
A5. (PPS) The gains at the VCVS and CCCL,   and  , are approximately equal to 
one. 
A6. (PPS) The values of feed forward ( fw ) and feedback ( bw ) communication delay 
are constant and known a priori. (i.e.  kPPSfw fw   and  kPPSbw bw PPSk   ); 
A7.  an equilibrium point for the PS,  * 2 1 1nPSx   , such that *PS PSx X , where PSX  
is the set of all points  2 1 1nPSx   ; 
A8. (PPS)  an equilibrium point for the PPS, * 2 1nPPSx   , such that *PPS PPSx X , 
where PPSX  is the set of all points 
2 1n
PPSx
 ; 
Assumptions A1-A3 are common assumptions in power system analysis stemming 
from physical properties and operating conditions. Assumptions A4 and A5 describe 
characteristics of the Communication and Control Interface (CCI) at the partitioning bus 
of the PPS. Finally, since power flow analysis is for static problems, holding the 
communication constant in A6 is justified. 
Assumptions A7 and A8 state the existence of (quasi-) steady-state equilibrium 
points for the PS and PPS, *PSx  and 
*
PPSx , respectively. Partitioning the power system is 
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justifiable given the existence of the *PSx . Assuming the existence of 
*
PPSx  is necessary for 
the analysis presented in the following sections.  
The PPF equations are singular, so there is no direct way to solve for *PPSx . The goal 
of the following section is to determine the conditions under which the reduced 
dimension NR-PPF Jacobian, ˆPPSJ , is nonsingular and the NR-PPF algorithm is 
convergent to a solution, *ˆPSx . A solution to the original PPF is then reconstructed using 
the following relationship * *ˆPPS PSdx F x b  . 
4.2 BOUNDING   AND   SUCH THAT ˆPPSJ  IS NONSINGULAR  
The section begins by stating a nonsingularity theorem for block matrices [31], 
which is then applied to the PPF problem described in Section 3.2.3. Bounds on the phase 
shifts,   and  , are determined, such that ˆPPSJ  is nonsingular. 
Theorem 1 [31]: 
If the n n  partitioned matrix A in (32) is block strictly diagonally dominant, or if 
A is block irreducible and block diagonally dominant with inequality holding in (33) 
for at least one k, then A is nonsingular. 
 
1,1 1,2 1,
2,1 2,2 2,
,1 ,2 ,
N
N n n
N N N N
A A A
A A A
A
A A A

       

  

 (32)
 
   11, ,
1
1
N
k k k j
j
j k
A A k N


     (33)
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where 
,k kA  is a nonsingular, square matrix of order ni,1 i N  , 1, ...,k N    
   is an arbitrary matrix norm 
The reduced dimension PPS Jacobian from (26) is repeated here.  
 
  
ˆ ˆ
ˆ
ˆ ˆ
kT PPS
PSPPS d PPS d d
P P
V
J F J F x b F
Q Q
V


              
 (34)
By setting ˆPPSA J , Theorem 1 [31] can be applied to the PPS Jacobian where 
conditions (35) and (36) must hold. Furthermore, since ˆPPSJ  is a 2x2 block matrix, of 
dimension 2(n-1)x2(n-1), at least one of the inequalities in (35) and (36) must be strict for 
ˆ
PPSJ  to be nonsingular. 
 
11ˆ ˆP P
V


    (35)
 
 
11ˆ ˆQ Q
V 


    (36)
where 
  is the matrix  inf-norm (i.e. maximum absolute row sum) 
Note that although any matrix norm may be chosen, the matrix inf-norm has been chosen 
for analysis. The subsequent discussion seeks the conditions in which ˆPPSJ  is 
nonsingular (i.e. block irreducible and block diagonally dominant) by taking the 
following approach: 
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Step 1. Show block irreducibility of ˆPPSJ . 
Step 2. Follow existing practices for showing diagonal dominance of 
unpartitioned power systems. Apply these practices to the rows of ˆPPSJ  
corresponding to buses that are not directly connected to the 
partitioning bus (i.e. observation O2a). 
Step 3. Focus on rows corresponding to buses that are directly connected to the 
partitioning bus (i.e. observation O2b), and show the conditions for 
diagonal dominance. 
4.2.1. STEP 1. SHOW BLOCK IRREDUCIBILITY OF ˆ PPSJ  
Block irreducibility of ˆPPSJ  can be shown if the PPS is represented by strongly 
connected graphs. This requires every node of the graph to be reachable from every other 
node (i.e. there exists a path in each direction between all nodes in the graph). Algorithms 
such as breadth-first [32] and depth-first [33] searches are two common approaches to 
identify reachability, and allow for proving/disproving the irreducibility of the system.  
For unpartitioned power systems, branches or graph edges, are lines, switches and 
transformers/regulators. With respect to these branches, transformers/regulators required 
careful inspection. Power systems that contain transformers/regulators have been widely 
accepted as being strongly connected [34], even in the case of Y-Δ and Δ-Y transformers, 
which introduce a ±
6
  rad voltage phase shift. Even though there is no physical 
connection/pathway across the terminals of a transformer/regulator, a connection exists 
via transformer action (i.e. electromagnetic coupling).  
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In the case of a PPS, the system partitions are also not physically connected; 
however, they remain coupled via communication and control devices in the CCI. Phase 
shifts in voltage and current are introduced to the system due to the latency experienced 
in communicating measurement information across the partitioned bus/buses. The CCI 
utilizes this measurement information to regulate/adjust the respective control set points, 
such that the operating point of the remote system is accounted for at a power signal 
level. If the communication and control induced phase shifts are kept within ±
6
  rad, 
then ˆPPSJ  is also strongly connected by a similar argument to that of a power system with 
Y-Δ and Δ-Y transformers. 
4.2.2. STEP 2. DIAGONAL DOMINANCE FOR BUSES NOT CONNECTED TO 
THE PARTITIONING BUS 
Existing practices for showing diagonal dominance of PSJ  are now to applied ˆPPSJ  
for all rows except those directly connected to the partitioning bus; specifically, by 
looking at kˆ
j
P


 , 
kˆ
j
P
V

 , 
ˆ
k
j
Q


  and 
ˆ
k
j
Q
V

   , , 1k j i i    and are shown in Table 4.1. 
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Table 4.1. Entries of submatrices Pˆ


, Pˆ
V


, Qˆ


 and Qˆ
V


 that correspond to buses not directly connected 
to bus i (i.e.the partitioning bus) with assumptions A1-A5 applied. 
 
 
 Selected Approximations for Entries 
of ˆ PPSJ , Categorized by Bus Number  
 
    k, j , 1
k j
i i

      k, j , 1
k j
i i

    
 
A
pp
ro
xi
m
at
e 
V
al
ue
 o
f 
E
nt
ri
es
 w
ith
 A
1-
A
5 
ˆ
ˆ
2
ˆ
ˆ
2
k
kk
k
k
kk
k
k
kk
k
k
kk
k
P B
P G
V
Q G
Q B
V



  
   
   
  
 
ˆ
ˆ
ˆ
ˆ
k
kj
j
k
kj
j
k
kj
j
k
kj
j
P B
P G
V
Q G
Q B
V



  
  
   
  
 
 
 
 
 
Note that from Table 4.1:  
 All entries are identical to DC power flow approximations in [2].  
 Diagonal entries are composed of both self and mutual admittances, hence 
kk kjB B  and kk kjG G . 
 There is relative decoupling between kˆP  and kV , as well as between ˆkQ  and k    
 Diagonal dominance holds for rows corresponding to buses not directly connected 
to the partitioning bus. 
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4.2.3. STEP 3. DIAGONAL DOMINANCE FOR BUSES CONNECTED TO THE 
PARTITIONING BUS 
Analysis now focuses establishing bounds on   and  , such that Pˆ

  and 
Qˆ
V

  are 
block diagonal dominant. Specifically it focuses on the rows corresponding to buses i and 
i+1. Note that the row i-1 of ˆPPSJ  corresponds to iˆ
P


  and 
iˆP
V

  and row n+i-1 to 
ˆ
iQ


  
and 
ˆ
iQ
V

 , respectively, due to the elimination of the slack bus (i.e. bus from 
ˆ
PPSJ ). Also 
in Section 3.2.3, the columns and rows of PPSJ  corresponding to bus s were eliminated 
through row/column reduction. As a result, several of the following row entries are 
expressed as the summation of the reduced entries of PPSJ .  
Recall either (35) or (36) needs to be strict. The following analysis establishes the 
conditions under which inequality holds for (35) and strict inequality holds for (36). First, 
applying A1-A5 to row (i-1) and row i of 
Pˆ


 , from (27) yields the following: 
Row i-1: 
 
 
1 1
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
P P P P
    
          
   (37)
where 
  1
1
iˆ
i i
i
P B 
     
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        1 1 1ˆ cos
dPPS PS
i i s i s
i i s i i i
i i i s s x F x b
P P P P P B B          
                 
 
   1 1
1
ˆ
cosi si i i
i
P B    
      
Note that several of entries of iˆP

  depend on the feed forward communication and 
control delay,  , as well as the phase shift due to the line impedance between buses i 
and i+1,  1i i  .  
By definition, diagonal dominance requires: 
              1 1 1 1 1 1cos cosi i s i i i i i s i i iB B B B               (38)
Hence, applying the triangle inequality to the left-hand side of (38), diagonal dominance 
holds only at strict equality for: 
                 1 1 1 1 1 1 1cos cos ,2 2i i s i i i i i s i i i i iB B B B                             (39) 
Note that while   1 ,2 2i i            satisfies (39), from Section 4.2.1, the range must 
be reduced to   1 6i i       in order to preserve network irreducibility, resulting in   
                 1 1 1 1 1 1 1cos cos ,6 6i i s i i i i i s i i i i iB B B B                             (40) 
Similar analysis is performed on the i-th row of 
Pˆ


 . 
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Row i: 
 1 1 1 1
1 2
ˆ ˆ ˆ ˆ
0 0 0 0 0i i i i
i i i
P P P P
   
   
 
          
   (41)
where 
     1 1 1 1ˆ cos
dPPS PS
i i
s i i i
i s x F x b
P P B   
 
 
 
        
         1 1 1 1 2
1
ˆ
cosi s i i i i i
i
P B B 

   

     
   1 1 2
2
iˆ
i i
i
P B

 

     
Diagonal dominance of 1iˆP

  holds only for: 
 
       
          
1 1 1 2
1 1 1 2 1
cos
cos ,
6 6
s i i i i i
s i i i i i i i
B B
B B

 
 
    
   
    
  
        
 (42)
Analysis continues in an analogous fashion for rows i-1 and i of 
Qˆ
V

  from (27) 
where we seek strict inequality to satisfy Theorem 1 [3].  
Row i-1: 
 
 
1 1
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
Q Q Q Q
V V V V 
          
   (43)
where 
  1
1
ˆ
i
i i
i
Q B
V 
    
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            
2
1 1 1
ˆ ˆ
2 1 cos 2 cos cos
i i i s s
ii
i i s i s x F x bdPPS PS
ii ss VCVSi i s i i i
Q Q Q Q Q B
V V V V V
B B B B B   
 
    
 
  
                
         
 
     1 1
1 1
ˆ
cos
dPPS PS
i s
s i i i
i i x F x b
Q Q B
V V 
   
   
       
Note in order to satisfy strict diagonal dominance, the following must be true: 
 
1 1
ˆ ˆ ˆ
i i i
i i i
Q Q Q
V V V 
       (44)
which holds while: 
      1 cos 2 cos 0ii ss VCVSB B B            and   1 ,2 2i i           (45)
By noting that  1ss VCVS s iB B B   ,  strict inequality in (45) can be expressed as: 
        1 2 cos 2 cos 0ii VCVSs iB B B            (46)
where 0iiB  ,  1 0s iB    and 0VCVSB  . The remaining argument: 
        12 cos 2 cos 0 ,2 2i i                      (47)
 regardless of the value of VCVSB ; hence, strict diagonal dominance of  
ˆ
iQ
V

  holds for: 
 
      
  
1 1 1
1
ˆ cos
,
2 2
ii i i s i i i
i i
B B B 

 
  
  

  
      
 (48)
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The phase angles are in (48) are restricted further due to the network irreducibility 
constraints from Section 4.2.1, resulting in: 
 
      
        
1 1 1
1 1 1
ˆ cos
, , ,
6 6 6 6
ii i i s i i i
i i i i i i
B B B 
   
 
         
  
  
  
                  
 (49)
 
Row i: 
 1 1 1 1
1 2
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
Q Q Q Q
V V V V
   
 
          
   (50)
where 
     1 1 1 1ˆ cos
dPPS PS
i i
s i i i
i s x F x b
Q Q B
V V 
     
 
        
            1 1 1 1 1 1 1 2
1 1
ˆ
cos 2
dPPS PS
i i
s i i i i i i i
i i x F x b
Q Q B B B
V V 
        
   
          
   1 1 2
2
ˆ
i
i i
i
Q B
V

 

     
and strict diagonal dominance holds for: 
 
      
        
1 1 1
1 1 1
ˆ cos
, , ,
6 6 6 6
ii i i s i i i
i i i i i i
B B B 
   
 
         
  
  
  
                  
 (51)
From (40), (42), (49) and (51), the following observations are made: 
1. Since Pˆ

  and 
Qˆ
V

  are block diagional dominant, they are nonsingular 
when   1 ,6 6i i            and      1 1,6 6i i i i                 . 
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2. Block diagonal dominance of Pˆ

  and 
Qˆ
V

  is strongly dependent on  . 
Bounds have been established on the delay-induced phase angles. Analysis now 
focuses on the effect of VCVSB  on the numerical values of 
Pˆ
V 

  and 
Qˆ



  (i.e. the 
norms of the off-diagonal block matrices of ˆPPSJ ) in order to satisfy diagonal dominance 
of ˆPPSJ . This is done by examining 
iˆP
V

 , 
1iˆP
V

 , 
ˆ
iQ


  and 
1
ˆ
iQ


 . These rows are defined 
in (52), (53), (54) and (55) and correspond to rows 1, , 1i i n i    and n i  of ˆPPSJ .   
Row  i-1: 
 
1 1
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
P P P P
V V V V 
          
   (52)
where 
 
1
ˆ
0i
i
P
V 
     
 
       1 1
ˆ
2 sin sin
d PSPPS
i i i s s
i i s s i x F x b
VCVS s i i i
P P P P P
V V V V V
B B  

   
 
 
                   
   
  
     1 1
1 1
ˆ
sin
dPPS PS
i s
s i i i
i i x F x b
P P B
V V 
  
   
       
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Row i: 
 1 1 1 1
1 2
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
P P P P
V V V V
   
 
          
   (53)
where 
     1 1 1 1ˆ sin
dPPS PS
i i
s i i i
i s x F x b
P P B
V V 
     
 
       
     1 1 1 1
1 1
ˆ
sin
dPPS PS
i i
s i i i
i i x F x b
P P B
V V 
    
   
        
 1
2
ˆ
0i
i
P
V


   
 
Row n+i-1: 
 
1 1
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
Q Q Q Q
    
          
   (54)
where 
 
1
ˆ
0i
i
Q
 
    
  ˆ sin 2
dPPS PS
i i s s i
VCVS
i i i s s x F x b
Q Q Q Q Q B        
                    
  
     1 1 1
1
ˆ
sin
dPPS PS
i i
s i i i
i s x F x b
Q Q B    

 
  
        
 
Row n+i: 
 1 1 1 1
1 2
ˆ ˆ ˆ ˆ
0 0 0 0i i i i
i i i
Q Q Q Q
   
   
 
          
   (55)
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where 
     1 1 1 1ˆ sin
dPPS PS
i i
s i i i
i s x F x b
Q Q B   
 
 
 
       
     1 1 1 1
1 1
ˆ
sin
dPPS PS
i i
s i i i
i i x F x b
Q Q B   
 
 
   
        
 1
2
ˆ
0i
i
Q



   
A bound for VCVSB  is determined from (54) and (55) as follows:  
1. If 
 1
ˆ ˆ
i iQ Q
 

 
    (56)
then 
            1 1 1 1sin 2 sin 2 sinVCVS s i i i s i i iB B B                 (57)
Simplifying yields (58). 
       1 1sin 2 sinVCVS s i i iB B       (58)
2. Since  1i i   is assumed small in A2, then   1i i       , and as a result,  
        12 sin cos sinVCVS s iB B      (59)
which simplifies as 
    11cos 2VCVS s iB B   (60)
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3. The left-hand side of (60) is maximized when 0  , hence choose VCVSB  as 
follows: 
  1
1 , ,
2 6 6VCVS s i
B B 
         (61)
Table 4.2 shows how the values of Pˆ
V 

 and 
Qˆ



  change with respect to   and 
  when  1
1
2VCVS s i
B B  . Note that: 
 the value of Pˆ
V 

 is dependent on  ,   and VCVSB ; 
 the value of Qˆ


 is dependent on   and independent of   and VCVSB ; 
 if 0   and 0  , then PˆV 
   and 
Qˆ 

  . As a result, 
ˆ
PPSJ  and PSJ  
are identical; 
 
 if ,
6 6
        and  1
1
2VCVS s i
B B   , then PˆV 

  and 
    1 1ˆ 2 sins i i iQ B    

         1 1,6 6i i i i                  ; 
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Table 4.2. Values of Pˆ
V 


and Qˆ 


 over a range of values for   and  , with 112VCVS siB B   
 
 
Range (   and  ) in Radians 
,0 0,
6 6
              0   
,
6 6  
           ,0 0,6 6
              0   
Normed Value  
Pˆ
V 


 L L 0 
Qˆ
 


 M 0 0 
 
 
 
where 
           
    
1 1 1 1
1 1
2 sin sin sin
2 sin
VCVS s i i i s i i i
s i i i
L B B B
M B
   

     
 
   
 
     
 
 
Additional observations with respect to 
Pˆ
 

 , 
Pˆ
V 

 , 
Qˆ
V


  and 
Qˆ



  are as 
follows: 
 By inspection of (37), (41) and Table 5.2,  
 
 
ˆ ˆP P
V  
    
(62)
 
        1 1 1, , , ,6 6 6 6i i i i i i                                
1, 1    and  112VCVS s iB B   
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 By inspection of (43), (50) and Table 5.2, ˆ ˆi iQ Q
V  
    and 
1 1
ˆ ˆ
i iQ Q
V 
 
 
   ; therefore,  
 
 
ˆ ˆQ Q
V 
 
    
(63)
 
        1 1 1, , , ,6 6 6 6i i i i i i                                
1, 1,   and  112VCVS s iB B   
It is now shown that (35) is satisfied, restated below for convenience:  
11ˆ ˆP P
V


    
Multiplying both sides of (62) by 
1
Pˆ




 : 
 
1 1ˆ ˆ ˆ ˆP P P P
V  
 
  
        (64)
From A8,  a nonempty complete metric space PPSM , and as a consequence, the 
relationship A B AB    exists. By setting 
1
PˆA 
  , 
PˆB 
   and noting that 
1
1
ˆ ˆ
1n
P P
 

 

     I , where 
   1 1
1
n n
n
  
 I  is an  identity matrix, a lower bound is 
established for the left-hand side of (64) as: 
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1 1ˆ ˆ ˆ ˆ
1P P P P   
 
 
         (65)
As a result, (64) becomes 
 
1ˆ ˆ
1 P P
V


     (66)
which is equivalent to (35). 
Recall that the following condition must hold in order for ˆPPSJ  to be nonsingular: 
11ˆ ˆQ Q
V 


    
Multiplying both sides of (63) by 
1
Qˆ
V



 : 
 
1 1ˆ ˆ ˆ ˆQ Q Q Q
V V V 
 
  
        (67)
The left-hand side of (67) may be replaced by the lower bound: 
 
1 1ˆ ˆ ˆ ˆ
1
Q Q Q Q
V V V V
 
 
         (68)
By substituting (68) into (67):  
 
1ˆ ˆ
1
Q Q
V 


     (69)
This is equivalent to (36). 
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In conclusion, ˆPPSJ  is nonsingular for 
 
        1 1 1, , , , 1, 1,6 6 6 6i i i i i i                                   
and  1
1
2VCVS s i
B B  . 
(70) 
4.3. CONVERGENCE ANALYSIS 
This section is divided into two parts as follows: 
 Section 4.3.1. presents convergence analysis for the reduced dimension NR-
PPF algorithm.  
 Section 4.3.2. provides a discussion using a solution to the reduced 
dimension NR-PPF equations to reconstruct a solution to the original NR-
PPF equations. 
4.3.1. CONVERGENCE ANALYSIS FOR THE REDUCED DIMENSION 
NEWTON-RAPHSON PARTITIONED POWER FLOW ALGORITHM 
This sub-section shows the conditions under which the reduced dimension NR-PPF 
algorithm is an inexact Newton method. As a consequence, the algorithm is shown to be 
locally convergent to a solution.  
A class of inexact Newton methods was discussed in [35], where the update step at 
iteration k is the solution to the equation: 
 
         k k k kF x x F x r      (71)
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with 
 
 
    
k
k
k
r
F x
  (72)
where 
   1k kx x x    is the state mismatch between iterations  1k   and   k ; 
  kr  is the residual error between the exact and inexact Newton 
methods; 
  is an arbitrary vector norm in n ; 
 k  is a non-negative forcing function;  
  k  is a forcing sequence, that is uniformly less than 1, which 
bounds the relative residual in (72) 
Note that when   0k  , (72) is an exact Newton method. The sequence of iterates, 
  kx , produced by an inexact Newton method were shown to be locally and linearly 
convergent as stated and proven in Theorem 2.3 of [35]. The theorem is now repeated 
here:  
Assume that   max 1k t    . There exists an 0 
 
such that, if  0 *x x   , then the 
sequence of inexact Newton iterates   kx  converges to *x . Moreover, the convergence 
is linear in the sense that  
   1 * *
* *
k k
J J
x x t x x     
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where  **Jy F x , and t is a Lipschitz constant.  
The reduced dimension NR-PPF equations were defined in (23), (27) and (28) and 
are expressed in matrix form as follows: 
 
       ˆˆ k k kPPS PPS PPSPS PS PSPPS d dPPSJ F x b x f F x b     (73)
Let 
 
        ˆ ˆk k kPPS PPS PPSPS PS PSd PPS d PPS dJ F x b J F x J F x b      (74)
Then (73) can be rewritten as: 
 
           ˆˆ k k k kPPS PPS PPS PPSPS PS PS PSPPS d d dPPSJ F x J F x b x f F x b      (75)
By rearranging (75): 
 
            ˆˆ k k k k kPPS PPS PPS PPS PPSPS PS PS PS PSPPS d d dPPSJ F x x f F x b J F x b x        (76)
Equation (76) is now presented in the same general form as (71), where the delay-
induced phase shift is captured by the state mismatch vector and the error,  kPPSr  : 
 
         ˆˆ k k k kPPS PPS PPS PPSPS PS PSPPS d dPPSJ F x x f F x b r     (77)
with 
      k k kPPS PPS PPSPS PSdr J F x b x     
Note that when , 1    and b  0 ,      ˆ k kPPS PPSPS PSPPS d PSJ F x J x , which is simply the 
NR-UPF Jacobian.  
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For (77) to be an inexact Newton method, there must exist some sequence,   kPPS , 
uniformly less than 1, which bounds the relative residual:  
 
 
  
    
    ˆ ˆ
k kk PPS PPSPPS
PS PSd
k k kPPS PPS PPS
PS PS PSd PPS dPPS
J F x b xr
f F x b J F x b x
  

  
 (78)
This is shown by proving the following conditions: 
Condition 1.       ˆ 0 0k k kPPS PPS PPSPS PS PSPPS dJ F x b x x      
Condition 2.          ˆk k k kPPS PPS PPS PPSPS PS PS PSd PPS dJ F x b x J F x b x       
Under conditions in (70),   ˆ kPPSPSPPS dJ F x b  is nonsingular and Condition 1 is 
satisfied. 
The second condition is now addressed. Note that all rows of 
    k kPPS PPSPS PSdJ F x b x    which are directly connected to the partitioning bus are equal 
to zero by the definitions of PSJ  and ˆPPSJ .    
The remaining nonzero entries of the error,  kPPSr , are shown in block matrix form 
in (79). Note that the terms without the hat are taken directly from the relationship 
     ˆk kPPS PPSPS PSPS PPS dJ x J F x . 
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1 11 1
1 1 1 1 1 1 1
1 1 1
ˆ ˆˆ ˆ
ˆ ˆ ˆ ˆ
i i i ii i i i
i i i ii i i i
i i i i i i i i
i i i i i i i
P P P PP P P P
V V V V
P P P P P P P P
V V V
   
   
  
       
  
                                                                                
1
1
1 1 1 1
1 1 1 1 1
1 1
ˆ ˆ ˆ ˆ
ˆ ˆ
i
i i i i i i i i
i i i i i i i i
i i i i i
i i i i
V
Q Q Q Q Q Q Q Q
V V V V
Q Q Q Q Q
   
   

   
    
 
           
                                                                         
1
1
1 1 1
1 1
ˆ ˆ
i
i
i
i
i i i
i i i i
V
V
Q Q Q
V V V V

 

  
 
                                                               
 
(79)
First, the diagonal blocks of (79) are presented: 
 
 
 
1 1
11 1 1 1
1 1
ˆ ˆ
ˆ ˆ
i i i i
i i i i i
ii i i i
i i i i
P P P P
P P P P
    

   
 
   
 
                                              
 (80)
where 
 
     
     
1 1
1 1
1 1
ˆ
1 cos
ˆ
1 cos
i i
s i i i
i i
i i
s i i i
i i
P P B
P P B


  
  
 
 
 
        
         
 
 
     
     
1 1
1 1
1 1
1 1
1 1
ˆ
1 cos
ˆ
1 cos
i i
s i i i
i i
i i
s i i i
i i
P P B
P P B


  
  
 
 
 
 
 
         
        
 
 
 
1 1
11 1 1 1
1 1
ˆ ˆ
ˆ ˆ
i i i i
i i i i i
ii i i i
i i i i
Q Q Q Q
V V V V V
VQ Q Q Q
V V V V
 
   
 
                                                     
 (81)
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where 
        
     
     
1 1
1 1
1 1
1 1
1 1
ˆ
4 1 cos 1 cos
ˆ
1 cos
ˆ
1 cos
i i
VCVS s i i i
i i
i i
s i i i
i i
i i
s i i i
i i
Q Q B B
V V
Q Q B
V V
Q Q B
V V
  


   
 
 
 
 
 
 
 
            
          
          
 
      1 1 1 1
1 1
ˆ
1 cosi i s i i i
i i
Q Q B
V V 
    
 
          
 
Noted the numerical values of the entries in (80) and (81) are bounded by 
   1 31 cos 0, 1 2i i                and    31 cos 0, 1 2  
           
, since 
  1 ,6 6i i           . 
 
Next, the off-diagonal block matrices of (79) are presented: 
 
 
 
1 1
11 1 1 1
1 1
ˆ ˆ
ˆ ˆ
i i i i
i i i i i
ii i i i
i i i i
P P P P
V V V V V
VP P P P
V V V V
 
   
 
                                                     
 (82)
where 
 
      
    
1 1
1 1
1 1
ˆ
4 sin sin
ˆ
sin
i i
VCVS s i i i
i i
i i
s i i i
i i
P P B B
V V
P P B
V V
  

   
 
 
 
 
           
         
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    
    
1 1
1 1
1 1
1 1
1 1
ˆ
sin
ˆ
sin
i i
s i i i
i i
i i
s i i i
i i
P P B
V V
P P B
V V


 
 
 
 
 
 
 
        
        
 
 
 
1 1
11 1 1 1
1 1
ˆ ˆ
ˆ ˆ
i i i i
i i i i i
ii i i i
i i i i
Q Q Q Q
Q Q Q Q
    

   
 
   
 
                                                    
 (83)
where 
 
 
 
 
 
 
 
Note that the numerical values of the entries in (82) and (83) are bounded by 
    1sin 0, 0.5i i      and    sin 0, 0.5    . 
The norm of (79) is maximized with respect to communication delay when 
  1 6i i        and 0  . Equation (84) has been determined using 
  1 , 06i i        . 
    
    
    
    
1 1
1 1
1 1
1 1
1 1
1 1
1 1
1 1
ˆ
sin
ˆ
sin
ˆ
sin
ˆ
sin
i i
s i i i
i i
i i
s i i i
i i
i i
s i i i
i i
i i
s i i i
i i
Q Q B
Q Q B
Q Q B
Q Q B




  
  
  
  
 
 
 
 
 
 
 
 
         
        
         
        
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        
       
        
       
1 1 1 1
1 1 1 1 1
1 1 1 1
1
1 1 1 1
2 0.5 0.5
0.5 0.5
0.5 0.5 4
0.5 0.5
VCVSs i s i s i s i
i
s i s i s i s i i
iVCVSs i s i s i s i
i
s i s i s i s i
hB hB B B B
hB hB B B
VB B hB hB hB
V
B B hB hB


   
    
   

   
                           
 (84)
where 31
2
h
     
. 
Overall, a final bound on  kPPSr  is established when  1
1
2VCVS s i
B B  : 
 
       1max 1
1
1.5 0.5
0.5 0.5
0.5 0.5
0.5 0.5
PPS PPS
i
ik k
PS PSd s i
i
i
h h
h h
J F x b x B
Vh h
Vh h

 


                            
 (85)
Note that          max ˆPPS PPS PPS PPSk k k kPS PS PS PSd PPS dJ F x b x J F x b x       from inspection of 
(74) and (85).  
Therefore, the following relationship is true:  
 
    
    
    
max
0
ˆ
k kPPS PPS
PS PSd
k kPPS PPS
PS PSd
k kPPS PPS
PS PSPPS d
J F x b x
J F x b x
J F x b x
   
   
  
 (86)
and is equivalently expressed as: 
 
 
    
    
    
    
max
0 1
ˆ ˆ
k k k kPPS PPS PPS PPS
PS PS PS PSd d
k k k kPPS PPS PPS PPS
PS PS PS PSPPS d PPS d
J F x b x J F x b x
J F x b x J F x b x
     
  
   
 (87)
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As a result, a forcing function,  kPS , can be chosen such that: 
 
    
       1ˆ
k kPPS PPS
PS PSd kPPS
k kPPS PPS
PS PSPPS d
J F x b x
J F x b x
    
 
 (88)
This shows that when the conditions in (70) are satisfied, the reduced dimension NR-
PPF algorithm is an inexact Newton method, and is locally and at least linearly 
convergent to *ˆPSx .  
Note that for  1
1
2VCVS s i
B B  , (85) becomes: 
 
       1max 1
1
0.5 0.5
0.5 0.5
0.5 0.5
0.5 0.5
PPS PPS
i
ik k
PS PSd s i
i
i
h h
h h
J F x b x B
Vh h
Vh h

 


                             
 (89)
and  kPPSr  is now completely dependent on the communication and control delay. This 
simplification is warranted as VCVSB  may be viewed as a parasitic value introduced by the 
VCVS, effectively acting as if a 1:1 phase-shifting transformer introduced between buses 
i and i+1.  
4.3.2. RECONSTRUCTING A SOLUTION TO THE ORIGINAL PPF 
EQUATIONS FROM THE SOLUTION TO THE REDUCED DIMENSION 
PPF EQUATIONS 
The reduced dimension NR-PPF equations were derived in Section 3.2.3 by: 
 eliminating the dependent variables from NR-PPF equations via row and 
column reduction of the Jacobian matrix; 
71 
 
 substituting    PPS PPSk kPPS PSdx F x b   to eliminate  PPSks  and  PPSksV  (i.e. bus 
voltage phase angle and magnitude at the partitioning bus) from the state 
variables, where dF  and b  do not change. 
Section 4.2 established the nonsingularity of the reduced dimension NR-PPF 
Jacobian, ˆPPSJ , under the following conditions:  
        1 1 1, , , ,6 6 6 6i i i i i i                               
1, 1,   and  112VCVS s iB B  . 
By construction of  ˆPPSJ , these conditions also apply to the original NR-PPF equations. 
Section 4.3.1 proved that under the above conditions, the reduced dimension NR-
PPF equations are an inexact Newton method, and are therefore locally and at least 
linearly convergent to *ˆPSx .  
A solution to the original PPF equations can be reconstructed as * *ˆPPS PSdx F x b  . 
As a result, it is now possible to solve for *PPSx  even though the original PPF problem 
was previously unsolvable due to the singularity of PPSJ . Note that this solution is 
expressed in terms of the independent state variables common to the NR-PPF and NR-
PPF and NR-UPF equations.    
4.4 EFFECTS OF COMMUNICATION DELAY ON STEADY-STATE 
STABILITY OF A SMALL-SCALE TIME/MEASUREMENT DELAYED PPS 
The goal of this section is to define a conservative bound on the roundtrip 
communication and control delay, such that steady-state stability is guaranteed for a 
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time/measurement delayed PPS. This bound is called the delay margin and is useful in 
plotting the results of a parametric stability analysis of the time-delayed PPS and is 
extended from [6], [10], [25] in order to account for bi-directional delay. 
The section is organized as follow: 
 Section 4.4.1 provides definitions for regions of delay-independent and 
delay-dependent stability. 
 Section 4.4.2 derives the delay margin (  ). 
 Section 4.4.3 provides a procedure for parametric analysis that uses    to 
determine the stability of an LTI system with a constant roundtrip 
communication delay. 
4.4.1 DEFINITIONS 
The goal of this subsection is to provide definitions for system parameter based 
delay-independent and delay-dependent stability regions for time/measurement-delayed 
PPSs. These definitions will be used in subsequent subsections to determine the delay 
margin (i.e. the limiting value of communication delay), which guarantees stable steady-
state operation of the PPS.  
Let m   be a vector of system parameters (i.e.  R, L, C, α, β, etc.) for the PPS 
described in Section 3.2. Assuming nonnegative delay, one may then evaluate the steady-
state stability for 0  . This can be done by looking at the roots of the characteristic 
equation in the complex s-plane, given in (90), 
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 
   
1,2 2,1
0 1 2, det
0
s s
n d d
s
d
s sI A A e A e
s s e
 

  

      
     (90)
where 
  s ,  d s   are polynomials in s with real coefficients that are functions of  ; 
 1,2 2,1          is the roundtrip communication delay. 
Let   be the entire right-half plane of the complex s-plane. The system will be 
asymptotically stable if  , 0s s      for some value of   in the delayed system. 
This introduces two distinct regions of stability within the m+1-dimensional parameter 
space: 
1. Delay-independent Stability: 
        , , : , 0, , 0,RS s s               
 
2. Delay-dependent Stability: 
       , , : , 0, , 0,RS s s                
Note that in: 
  ,RS   , all eigenvalues lie in the open Left-Half Plane (LHP) regardless of 
the value of  . 
  ,RS  , the eigenvalues only lie in the open LHP for     .  
Here,    is the delay margin; an upper bound on allowable delay for asymptotic 
stability of the delay-dependent system. The total region of stable operation is therefore 
given in (91).   
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 
    
,
, : , 0,
RS RS RS
s s

 


  
       (91)
and is necessary to determine the entire region of stable operation for the delay-
dependent system. This region can be used as a benchmark for comparisons of the 
impacts of roundtrip communication delay. Note that for a given  ,  the stability 
boundary for 0    represents the stability of the delay-free system. If the delay-free 
system is unstable, the delayed system will also be unstable  . 
4.4.2 CONDITIONS FOR STEADY-STATE STABILITY WITH CONSTANT 
DELAY 
This subsection outlines the implementation of a direct computational method for 
determining steady-state stability of a system of first-order LTI, delayed differential 
equations similar to that presented in [36]. Stability conditions are discussed for both the 
delay-free and delayed system. 
The first condition for stability is determined when 0  . In this case, the 
characteristic equation has a finite number of roots. Thus, if  ,0 0,s s     , then the 
delay-free system is stable; otherwise it is unstable.  
In the case where 0  ,  , 0s    is transcendental, generally having an infinite 
number of roots. However, the following observations can reduce the problem to 
calculating a finite number of roots: 
1. There are only a finite number of roots to the right of any vertical line in the 
complex plane. 
2. Imaginary roots occur in pairs. 
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3. The stability of the system changes when the roots of  , 0s    leave the 
open LHP. 
From the above observations, if  , 0s    has a root on the imaginary axis at 
s j , then  , 0s     does as well. Finding the common roots of these two 
equations, shown in (92), reduces the problem to finding only the roots on the imaginary 
axis (i.e. the stability boundary). 
 
   
   
0
0
j
d
j
d
j j e
j j e


 
 
  
      (92)
By eliminating the exponentials in (92), 
          2 0d dW j j j j              (93)
results, which is finite in 2  and  independent of  . 
Let the roots of (93) be defined as  : 1,..., 2k k n w   , where w is the order of the 
system in Section 3.2. Thus, it follows that the roots of (90) are given by k k k    . 
Note that k  will be imaginary for 0k  ; therefore, only values when 0k   will 
indicate an area of delay-dependent stability or instability. The distinction in stability 
depends on the delay margin, or maximum allowable delay for stable operation. The 
delay margin for root k  is defined as follows: 
  
 
 
 
 
* 1
Im
1 tan
Re
k
d k
k i
k k
d k
j
j
j
j

  
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 (94)
For each set of system parameters, i   , a delay margin is defined for every k . The 
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limiting delay margin is defined as: 
  * *min 1,...,min k ik n     
If *min  , the system is delay-dependent stable; else it is delay-dependent unstable. The 
following section describes a procedure for determining delay-independent and delay-
dependent stability for a given range of system parameters and a constant roundtrip 
communication delay. Such a procedure is useful for parametric studies that could help in 
designing the CCI of a PPS. 
4.4.3 DETERMINING REGIONS OF STABILITY FOR DELAYED LTI 
SYSTEMS  
This subsection provides a process flowchart for determining the stability of an LTI 
system with a constant roundtrip communication delay. In particular, it distinguishes 
between regions of delay-dependent and delay-independent stability, given a value of 
delay and a range of known system parameters. The procedure is shown in Figure 4.2 on 
the following page. 
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Figure 4.2. Process flowchart for the determining regions of delay-dependent/independent stability. 
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5. DESIGN METHODOLOGY FOR A PHYSICALLY DISTRIBUTED POWER 
SYSTEMS HARDWARE-IN-THE-LOOP EXPERIMENTAL PLATFORM 
 
This chapter discusses the design methodology for a general n-bus Power Systems 
Hardware-In-The-Loop (PSHIL) experimental platform containing a single system 
partition. While the design process focuses on concerns for a wide variety of testing goals 
(i.e. steady-state and transient experimentation), the discussion in Section 5.3 shifts the 
focus strictly to steady-state experimentation. Steady-state experimentation was chosen as 
the natural starting point for PSHIL feasibility studies. An example of a three-bus system 
setup is shown in Figure 5.1. 
 
 
 
Figure 5.1. High level schematic of the hardware implementation for a physically distributed, 3-bus PSHIL 
experiment, highlighting the timing, measurement, communication and control paths. 
 
 
 
The chapter begins by discussing several steady-state metrics used to quantify the 
performance of the Communication and Control Interface (CCI). Then, the roles and 
characteristics of each subsystem of the experimental platform (i.e. communication and 
control, measurement and data acquisition, etc.) are defined. Finally, specific design 
characteristics are discussed that should be considered for platform performance. The 
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second half of the chapter outlines the design and construction of a CCI for physically 
distributed PSHIL experimentation at Drexel University.  
5.1. METRIC SELECTION FOR STEADY-STATE STUDIES 
This section discusses the selection of metrics for steady-state analysis and 
performance evaluation of the Communication and Control Interface (CCI) of Partitioned 
Power Systems (PPS) hardware experiments. The equivalent circuit model of a CCI is 
illustrated again in Figure 5.2 for convenience. Since this thesis focuses on the steady-
state analysis of the CCI, the interface has been represented as ideal dependent sources 
connected in series/parallel with linear circuit elements.   
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Figure 5.2. Equivalent circuit representation of a CCI 
 
 
 
Several metrics that compare measured/calculated quantities at both the local and 
remote sides of the CCI are useful in describing the ability of the PPS to emulate the 
unpartitioned Power System (PS). The metrics utilized in this thesis are as follows: 
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 Relative error between RMS bus voltages of the PS and PPS at the 
partitioned bus ( , , ,| | | | / | | *100, ,i PS k PPS i PSV V V k i s  ); 
 Absolute error between RMS line/load current of the PS and PPS                   
( , ,| | | | , ,i PS k PPSI I k i s  ); 
 Relative error in real power between the PS and PPS and/or across the CCI 
( , , ,/ *100, ,i PS k PPS i PSP P P k i s  );  
The above metrics utilize RMS measurements of voltage and current magnitude and 
phase to calculate/compute relevant power system quantities such as power factor and 
real power. Note that a similar approach may be taken when quantifying the error in 
solutions to the UPF and PPF equations and will be discussed in Chapter 6. The next 
section provides a general guide for designing a CCI.  
5.2 COMMUNICATION AND CONTROL INTERFACE DESIGN 
The CCI is the heart of physically distributed PHIL and PSHIL experimentation, 
allowing for remote, non-destructive testing between geographically separate subsystems. 
Specifically, it is responsible for: 
 system-wide, synchronized time-stamping;  
 bi-directional communication of measurement and control data;  
 timely, safe and accurate actuation of control devices at power signal levels. 
The CCI also introduces measurement, communication, actuation and control delays 
that are not intrinsic to the PS that the PHIL/PSHIL experiment attempts to emulate. In 
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order for the experimental platform to achieve a desired level of performance, it is 
pertinent that the designer of the CCI consider the: 
 accuracy of system time synchronization; 
 coordination of time-stamped measurement and control data; 
 speed, reliability and security of communication links between subsystems; 
 accuracy, actuation time and bandwidth of control equipment. 
Each of the above bullets is now addressed with respect to their potential impact on 
system performance. Advantages and disadvantages are presented for each option, and 
are meant to illustrate the tradeoffs between cost and performance. 
5.2.1 TIME SYNCHRONIZATION 
Time synchronization involves the comparison of a local clock time, to a 
standardized reference clock time, allowing observations from many different locations 
to achieve a common, synchronized time. The quality of a time synchronization method 
is typically defined by the following two measures [37]: 
 Time resolution: the smallest possible time difference between two event 
recordings, measured in fractions of a second (i.e. 10t s  ); 
 Time precision: variation in the synchronized clock time, measured in Parts-
Per-Million (PPM) referenced against the Pulse-Per-Second (PPS) rate of the 
Global Positioning System (GPS). 
Time resolution should be faster than the system dynamics that need to be observed 
or measured; otherwise, improper timing and ordering of measurements may occur. For 
example, time synchronization on the order of micro- to nanoseconds would be required 
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when studying fast-switching power electronic devices, where switching frequencies are 
typically in the 1-10 kHz range [5]. However, a sub-millisecond time resolution would be 
sufficient for steady-state applications, where RMS measurements are often computed 
over 6-15 cycles (i.e. 0.1 - 0.25 seconds at 60Hz).  
The typical performance and general applications of three common, fault tolerant, 
time synchronization methods are presented in Table 5.1, namely: 
 Global Positioning System (GPS);  
 Precision Time Protocol (PTP); 
 Network Time Protocol (NTP).    
Note that GPS has the best time and phase resolution of the three options; however, 
it has the highest relative cost. PTP offers the best tradeoff between relative cost and its 
range of uses (i.e. transient/switching and steady state-events). NTP has the lowest 
relative cost and requires the least amount of effort to implement; however, its time 
resolution is only capable of capturing steady-state events.  
 
 
Table 5.1. Overview of Common Methods of System Time Synchronization. [38], [40], [42] 
Timing 
Protocol 
Time Resolution 
(Typical) 
Phase Resolution (at 60Hz) Relative 
Cost  
Sufficient for 
Studying 
GPS 14 100ns t ns  [40]    4 33.02 10 2.16 10      
 
High Transient/Switching, 
Steady-State Events 
PTP 1t s  [38] 0.022    Medium Transient/Switching, 
Steady-State Events 
NTP 10 1s t ms    [42]  0.022    Low Steady-State Events 
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5.2.2 MEASUREMENT AND DATA ACQUISITION 
The measurement and data acquisition (DAQ) layer of a CCI is responsible for 
observing, collecting, processing and storing information such as bus voltage, line 
current, power factor and real power at each partitioned subsystem. Some or all of this 
information may be shared between the remote interconnections via bi-directional 
communication links. This section addresses the importance of: 
 measurement accuracy; 
 mitigating measurement and acquisition delay; 
 simultaneous acquisition of time-stamped measurements at each subsystem. 
Measurement information, such as bus voltages and line currents are shared between 
the primary (local) and secondary (remote) sides of a CCI (Figure 5.3). The main goal of 
the experimental platform is that the CCI approximate the behavior of the power system 
as closely to the PS as possible. This approximation is quantified through experiment 
specific metrics and is partially dictated by the available bandwidth and accuracy of the 
measurement and DAQ equipment.  
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Figure 5.3. Example of a GPS synchronized CCI. Note that Subsystem 1 is used as the global reference; 
therefore, information progresses in a clockwise direction between Subsystems 1 and 2. 
 
 
 
The DAQ system is responsible for Analog-to-Digital (A/D) conversion, processing 
and storage of all measurement data at the primary and secondary sides of the CCI. For 
power system studies, the DAQ system must be minimally capable of the following 
requirements: 
 sufficient sampling of all measured signals 
 signal conditioning and filtering (i.e. filtering out high frequency noise) 
 storing time-stamped data to a circular buffer for processing 
Sampling rate limitations are generally not problematic for power systems 
measurements; however, if a DAQ system is responsible for many measurements, special 
attention is required when reading and writing to the data buffer, such that gaps in the 
measurement data are avoided. 
Reducing A/D conversion, measurement, and acquisition delay are also pertinent. 
Data acquisition triggers should be synchronized such that all measurements are acquired, 
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time-stamped and written to the data buffer simultaneously on both sides of the CCI. 
Taking these precautions minimizes error in the measurement and DAQ loop(s) and 
isolates the overall delay in the CCI to that incurred in the communication and control 
channels. 
5.2.3 COMMUNICATION AND CONTROL 
The communication and control layer is the most important aspect of the CCI. It is 
responsible for virtually connecting the two subsystems that were physically decoupled 
during system partitioning. Desirable characteristics of the communication and control 
layer that are discussed in this subsection are as follows: 
 high-speed, reliable, secure, bi-directional communication link between 
partitioned subsystems; 
 measurement and control data, time-stamped both when sent and received by 
each partition; 
 accurate and fast-acting actuation of control equipment; 
 redundant protection measures to ensure non-destructive testing. 
The communication link exchanges important measurement and control information 
between partitioned subsystems. This information is used to modify control set points, as 
well as to monitor the state of the system at the remote end of the CCI. System stability 
problems such as marginal stability, limit cycles or instability may arise for certain levels 
of delay in the feed forward and feedback communication channels (see Section 4.3). 
Special care should be taken to ensure that the chosen type of communication link (e.g. 
optical fiber, CAT5, etc.) is capable of providing the required bandwidth.  
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Communication links on dedicated networks can help to reduce network latency by 
reserving the required bandwidth during testing; however, when a dedicated network is 
not available, total network delay will become a random process. Latency in the 
communication channels can be monitored/quantified by time-stamping all data when it 
is sent and received at each side of the CCI.  
Once a communication network is in place, a control protocol for exchanging data 
must be chosen. Two common network control protocols are: 
 User Datagram Protocol (UDP); 
 Transmission Control Protocol (TCP). 
UDP has minimal protocol delay due to the lack of handshaking upon the delivery of 
data; however, data cannot be ordered or even guaranteed to be delivered. As a 
consequence, UDP is useful in real-time applications or where occasional undelivered 
data packets can be tolerated at the expense of reduced protocol delay. 
TCP is another internet data protocol that requires a series of handshaking actions in 
order to establish a communication link with a remote destination via IP. Data is ordered 
and error checked; however, dropped packets will be resent, increasing the protocol 
delay. Consequently, TCP offers reliable and ordered streams of data at the expense of 
increased protocol delay. 
The next level of communication and control occurs on the local-area level, between 
local computers, measurement and control equipment. Two common methods of network 
control protocol are discussed below and are listed as follows: 
 General Purpose Interface Bus (GPIB); 
 Universal Serial Bus (USB); 
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GPIB is a short-range, 8-bit, electrically parallel digital communication and control bus 
defined by IEEE 488 [43], and allows for 31 uniquely addressed and identified devices to 
be connected to the measurement and control system. Its maximum theoretical data 
transfer rate is 8MB/s and is limited by the slowest component in the system. A GPIB 
controller and cable are required for each device in the system. GPIB was chosen for 
experimentation covered in this thesis. A discussion on the capabilities of USB can be 
found in [45].           
The final portions of the CCI are the controllable sources/loads and control loops. 
Controllable sources/loads are responsible for adjusting the control set points of the CCI 
at power signal levels. It is important that these devices are chosen such that: 
 sufficient controller bandwidth is available to meet the requirements of the 
experimental platform (i.e. voltage, current and power requirements can be 
met over the operating range of the experiment).  
 controller actuation time is sufficiently minimized to meet experimental 
requirements (i.e. steady-state or transient requirements/metrics) 
 protective measures are available in order to ensure non-destructive testing 
(i.e. over-current, over-/under-voltage and over-power protection). 
The following section applies the design process detailed in Section 5.1 and Section 
5.2 to the design of a PPS experimental setup at the Center for Electric Power 
Engineering (CEPE) at Drexel University.  
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5.3 PPS HARDWARE EXPERIMENTATION AT DREXEL UNIVERSITY 
This section presents the experimental design and implementation of a physically 
distributed, power systems hardware at Drexel University. It focuses on the design of a 
general CCI for a singularly partitioned power system. Note that while this experimental 
setup describes a two-bus system, the system may be scaled to accommodate any number 
of buses. Also note that while both subsystems resided at Drexel University, they were 
not directly electrically coupled.   
Control was implemented by exchanging RMS current and RMS bus voltage 
measurements from one location to another via Ethernet. These measurements were used 
to adjust the current and voltage set points of a CCCL (Chroma 63802) and a VCVS 
(Kikusui PCR6000W2), respectively. All measurement, communication and control 
processes and actions were implemented using LabView™. The following subsections 
address how and why each portion of the experimental setup was implemented, including 
its impact on the overall testing goals. 
5.3.1 TIME SYNCHRONIZATION 
The computers used for the hardware implementation of the CCI have the following 
specifications: 
 Dell Optiplex 980 Desktop PC 
 Dual Intel® Core™ 2 Duo E8500 @ 3.16 GHz 
 4GB RAM 
 Windows 7 Enterprise Edition(32-bit, Service Pack 1) 
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NTP was chosen as the method of time synchronization for the following reasons: 
1. GPS signal acquisition from the basement location of the CEPE laboratory 
at Drexel University was intermittent and unreliable; 
2. At the time of testing, a private, dedicated network was not installed in the 
CEPE laboratory, so the public network was used for a proof of concept; 
3. Most of the available in-lab hardware was not PTP compatible/capable.   
The main goal of this particular test setup was to observe the steady-state behavior of 
the PPS. NTP was therefore a sufficient choice, as it can provide clock synchronization 
error in the sub-millisecond range. However, Windows 7 can only guarantee clock 
synchronization to 15.6 ms [45]. 
in its unmodified form (i.e. slightly less than one cycle at 60 Hz). This shortcoming 
was addressed by disabling the default time synchronization method within Windows 7 
and implementing a third-party NTP time synchronization kernel [47].  
The new NTP time synchronization kernel utilizes functions that automatically 
adjust the NTP clock offset (Figure 5.4) and the counter frequency offset (Figure 5.5) to 
that of a remote NTP server and displays it in a Graphical User Interface (GUI). 
Information such as the desired NTP server and update period are configurable from the 
command line prompt, allowing both computers to be configured to use the same NTP 
server for synchronization.  
Figure 5.4 shows that the local clock synchronizes to the NTP server in 
approximately 3 minutes to a mean offset of 127 µs±235 µs. Note that in some cases the 
mean offset can have a negative value, signifying that the local clock is ahead of the 
reference clock. This is corrected by the synchronization algorithm at each update step. 
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Furthermore, the offset error is on the order of fractions of a millisecond and does not 
have a significant impact on steady-state analysis.   
  
 
 
Figure 5.4. Mean NTP offset for clock adjustment/synchronization of the primary side system clock to 
otc2.psu.edu using third-party NTP software from [47]. 
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Figure 5.5. Calibrated performance counter frequency offset for clock auto-adjustment/synchronization to 
oct2.psu.edu using third-party NTP software from [47]. 
 
 
 
The next subsection discusses the proposed approach to designing the measurement 
and data acquisition system. Specifically, it outlines the accuracy and set up of the 
measurement equipment and discusses how the system performance metrics were chosen. 
It also details a process overview of the Labview™ code used to obtain and process the 
measurement information during experimentation.  
5.3.2 MEASUREMENT AND DATA ACQUISITION 
The main goals and desired features of the measurement and DAQ system were to: 
1. Collect measurement data on all channels at a sampling rate that provides 
sufficient fidelity for the experimental goals (i.e. steady-state analysis); 
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2. Obtain an integer number of 60 Hz cycles per data window (i.e. for accurate 
computation of RMS); 
3. Reduce processing and storage overhead on the oscilloscope so that gaps in 
received data are minimized. 
A Tektronix TDS3014B, 4-channel oscilloscope, was utilized to acquire and process 
local measurement data for communication across the CCI. The oscilloscopes were 
selected because they directly interfaced with the available differential voltage probes 
and clamp Current Transformers (CTs) used to sense voltage and current, respectively.  
Table 5.2 ([48], [49], [50]) lists the model, range and vertical accuracy of each piece of 
measurement equipment.  
 
 
Table 5.2. Range and accuracy information for the CCI measurement and DAQ equipment. 
Make Model Range/Scale Vertical Accuracy 
Tektronix Differential Voltage 
Probe (50/500:1 Modes)  P5200  130/1300V 3% range 
Yokogawa Current Probe 701933 30A ±1% rdg ±1mV 
Tektronix 100 MHz, Digital 4-
Channel Oscilloscope TDS 3014B Variable 2% rdg 
  
 
 
Table 5.3 and Table 5.4 provide additional settings for the oscilloscopes, such as the 
channel to which each voltage and current probe is connected, the input impedance, 
coupling type, signal multiplier and vertical scale at both sides of the CCI. Note that the 
subscripts 2p and 2s apply to the primary and secondary sides of the CCI, respectively. 
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Table 5.3. Primary side CCI measurements and configuration parameters for each channel. 
Channel Measurement Input Impedance Coupling Multiplier Vertical Scale 
1 v2p(t) 1 MΩ DC 500 50V/div 
2 i2p(t) 1 MΩ DC 10 2A/div 
3 v1(t) 1 MΩ DC 500 50V/div 
4 i12p(t) 1 MΩ DC 10 2A/div 
 
 
 
Table 5.4. Secondary side CCI measurements and configuration parameters for each channel. 
Channel Measurement Input Impedance Coupling Multiplier Vertical Scale 
1 v2s(t) 1 MΩ DC 500 50V/div 
2 i2s (t) 1 MΩ DC 10 2A/div 
3 N/A N/A N/A N/A N/A 
4 N/A N/A N/A N/A N/A 
 
 
 
Table 5.5. Theoretical maximum and relative measurement error for the voltage and current measurement 
equipment. 
 
Measured Signal Maximum Measurement Error Line Reactor Ratings   
Percent of Line 
Reactor Ratings 
Voltage 
(Voltage Probe + 
Oscilloscope) 
40 V  120 V 33.3 %  
Current 
(Current Probe + Oscilloscope) 0.342 A 10 A 3.42 % 
 
 
 
Table 5.5 makes use of the above information to determine the maximum error 
associated with measuring the voltage and current signals. It is useful to see how these 
errors compare to the ratings of the line reactors used during experimentation (i.e. on both 
sides of the partition). Knowing this relationship can help define error thresholds for 
determining acceptable operation of the PS and PPS systems.   
Note that because the rated operating voltage of the power system was greater than 
50V, it was necessary to set the differential voltage probes to the 500:1 voltage setting. 
The theoretical maximum measurement error for the 500:1 setting is approximately 33% 
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of the rated reactor voltage (e.g. 120V); therefore, it was not chosen as a metric for 
comparing the performance of PS and PPS hardware experiments. Instead and absolute 
percent error in bus voltage of 10% was chosen. 
Alternatively, the theoretical maximum measurement error for the current probes 
more closely matched those of the line reactor(s); hence, it was more suited as a metric 
for comparing the currents of the PS and PPS experiments.  
Table 5.6 presents measurement error thresholds for comparing the performance of 
the PS and PPS hardware experiments. The metrics from Section 5.1 are compared to the 
thresholds V , I  and P , for voltage, current and real power, respectively. If all three 
errors remain at or below their respective thresholds for a given load setting, then it is 
deemed that the PPS sufficiently approximates, or matches, the PS. Note that real power 
is computed, rather than measured and that P  is the sum of the relative error for the 
voltage and current measurements. This was chosen as a conservative threshold on the 
relative error of the real power between the PS and PPS. 
 
 
Table 5.6. Measurement error thresholds for performance comparison of the PS and PPS experiments. 
Measurement Error Threshold 
Measured/Calculated 
Signal 
Line Reactor 
Ratings  
Absolute 
Error  
Relative 
Error  
Voltage 120 V 12 V 10 %V   
Current 10 A 0.342 AI   3.42 % 
Real Power 500 W 67.1 W 13.42 %P   
 
 
 
 
95 
 
Several additional characteristics of the TDS3014B oscilloscope are listed below, 
followed by impacts that they might have on the DAQ system.  
1. Utilizing all four channels simultaneously allows a maximum sampling rate of 
25 kHz/channel.  
2. The choice of  windown  is limited by the oscilloscope to either 500 or 10,000 
samples.  
3. The acquisition period per window ( windowT ) is limited to increments of 0.1s. 
4. All measurements, signal processing and calculations are performed in 
parallel on all channels for windown  samples and must be completely executed 
before initializing the next acquisition.  
A maximum sampling rate of 25 kHz/channel is sufficient to measure up to the 208th 
harmonic at 60 Hz. Table 5.7 addresses the second and third characteristics by listing the 
realizable combinations of windown  and windowT  that result in an integer-valued sampling 
frequency ( sf ). The corresponding number of complete 60Hz cycles ( cyclesn ) of acquired 
data is also presented (i.e. for RMS calculations). Finally the table provides the maximum 
observable harmonic at 60 Hz, as well as possible power system applications. 
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Table 5.7. Realizable values of for a TDS3014B oscilloscope for utilization of all 4 channels with 
applications (1: transient/switching analysis, 2: power quality analysis, 3: steady-state analysis) 
 
  Twindow, [s] fs, [Hz] ncycle, 60 Hz
Maximum 
Harmonic 
(60Hz) 
Applications 
n w
in
do
w,
 [s
am
pl
es
] 
500 
0.1 5000 6 83 1, 2, 3 
0.2 2500 12 41 1, 2, 3 
0.4 1250 24 20 1, 3 
0.5 1000 30 16 1, 3 
0.8 625 48 10 3 
1 500 60 8 3 
10000 
0.1 - - - N/A 
0.2 - - - N/A 
0.4 25000 24 416 1, 2, 3 
0.5 20000 30 333 1, 2, 3 
0.8 12500 48 208 1, 2, 3 
1 10000 60 166 1, 2, 3 
 
 
 
In order to reduce the processing and storage overhead on the oscilloscope, it was 
decided to set 500windown   samples and 0.1windowT  s. This choice resulted in 6 cycles 
of data per window at 5sf  kHz, sufficient to capture harmonic information up to the 
41st harmonic (i.e. 41 2460f Hz ). 
It was also decided to perform all calculations and manipulation of the raw data on a 
local computer in National Instrument’s LabView™. Standard blocks such as (RMS.vi) 
and (Basic Single Tone Measurement.vi) were used to compute the true RMS values of 
voltage and current, as well as the power factor at each bus, respectively. For a 
description of each block, see [54]. 
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5.3.3 COMMUNICATION AND CONTROL 
This section discusses the design and implementation of the communication and 
control components of the CCI in Figure 5.1. The communication portion of the CCI is 
divided into two main components: 
1. Remote communication between system partitions; 
2. Local-area communication with measurement and control hardware. 
Remote communication between subsystems was achieved through a T3 Ethernet 
connection on Drexel University’s public network and time-synchronized to a remote 
NTP server as discussed in Section 5.3.1.  
Since the goal of this particular experimental set up was to observe the steady-state 
behavior of a partitioned system made mostly of passive components, emphasis was 
placed on the ordered delivery of measurement information, rather than minimizing the 
added latency due to TCP handshaking. Consequently, the method of transport protocol 
was TCP/IP working in a Master/Slave configuration was chosen. Local-area 
communication of measurement and control data was implemented through GPIB at each 
computer, as not all of the available measurement and control equipment were USB 
compatible. 
In the event that the system was more sensitive to measurement communication 
latency (i.e. more dynamic components), the importance of ordered measurement 
delivery would become secondary, and a method such as UDP could be implemented. 
Such considerations would be more important on a dedicated network with dynamic 
components such as motors, generators, power electronic devices or interfacing with a 
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real-time simulation environment. This type of testing is left for future work on the newly 
developed in-house, dedicated network at the CEPE laboratory. 
The next portion of the CCI involves the control equipment implemented at the 
primary and secondary sides of the CCI. Figure 5.6 shows a schematic of a 2-bus 
physically distributed PHIL set up, while Figure 5.7 shows the actual experimental set up. 
Specifically, Figure 5.7a shows all of the hardware components of the physically 
distributed, power system located on the primary side of the CCI, while Figure 5.7b 
shows all of the hardware components on the secondary side.  
The Current Controlled Current Load (CCCL), located at bus 2p, and the Voltage 
Controlled Voltage Source (VCVS), located at bus 2s, were realized using a Chroma 
63802 programmable AC/DC load and a Kikusui PCR6000W2 controllable voltage 
source, respectively. The following provides a discussion of each component, their 
capabilities, as well as how they were implemented in the experimental setup. 
 
 
 
Figure 5.6. Schematic of a physically distributed 2-bus PHIL experimental set up. 
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Figure 5.7. Experimental hardware set up of a partitioned power system. Note: a) is the subsystem located 
on the primary side of the CCI, and b) is the subsystem on the secondary side of the CCI. 
 
 
 
The goal of the experimental platform was to test a PPS through a range of loading 
levels in an accurate and repeatable manner. These loading levels range from an unloaded 
state (i.e. 2 120p RMSV V and , 0set CCI RMSI A ) to a loading level, at, or beyond the point of 
maximum power transfer (i.e. the bifurcation point of the transmission line’s PV-curve).   
As a result, it was desired that the CCCL dynamically control and maintain the 
following set points based on information received from the bus 2s: 
 set,CCI 2sI I  (i.e. the RMS current out of bus 2s);   
 ICCI  current phase angle (i.e. the current angle at bus 2s).  
 
Similarly, it is desired that the VCVS on the secondary side of the CCI dynamically 
control and maintain the following set points based on information received from bus 2p: 
 , 2set CCI pV V  (i.e. the RMS bus voltage at bus 2p); 
 2V VCCI p   (i.e. the bus voltage angle at bus 2p). 
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The controllable current source at bus 2p was implemented using a Chroma 63802 
programmable AC/DC. The following ratings and control options are a subset of the 
Chroma 63802’s specification that are directly related to its use in the experimental 
platform: 
 AC constant current mode with a maximum output of 1.8k VA; 
 Dynamic current control  from 0-18 ARMS (accurate to  ±37 mA); 
 Dynamically adjustable power factor (0-1.0, lagging or leading) and crest 
factor (1.5-5.0); 
 Minimum input voltage of 50 VRMS; 
 Available instrumentation library for LabView™;   
 Internal GPIB controller 
It is important to note that the Chroma 63802 is able to control both set,CCII  and ICCI . 
Additional device information can be found in [51].   
The controllable voltage source at bus 2s was implemented using a Kikusui 
PCR6000W2 controllable voltage source with the following subset of pertinent ratings 
and control options [52]: 
 Controllable AC power supply with a maximum output of 6 kVA;  
 Ability to apply maximum output current to a load with power factor from 
0 to 1.0, lagging or leading; 
 Output voltage control from 1 to 150 VRMS (accurate to  ±0.7 V); 
 Available instrumentation library for LabView™;   
 Internal GPIB controller 
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of note, the Kikusui PCR6000W2 can only control 2 ,s setV . It cannot control 2V s , as it 
does not accept it as a control input; however, power factor can be preserved through 
control of the controllable load via 2 ,I p set . The ability to maintain an equal power factor 
across the CCI (i.e. 2 2PF PFp s  ) helps minimize interface losses in the form of real and 
reactive power mismatches.   
Control of 2 ,I p set  is accomplished by adjusting the power factor of the current 
controlled current source as follows: let 
 
2 2 2 ,
2 2 2
PF p V Ip p set
PF V Is s s
  
  
 
   
(95)
 
The phase angle of the controlled current source is determined by setting both equations 
in (95) equal to one another and solving for 2 ,I p set . 
 2 , 2 2 2 2 2I V PF V V Ip set p s p s s           (96)
 
By simplifying (96) in terms of the difference in bus voltage angle: 
 2 , 2 2 2I V Ip set p s s     (97)
Equation (97) shows that even though 2 2 0V p s  , 2 2PF PFp s   can still be 
achieved. Furthermore, 2 2V p s  is known and can be accounted for when post processing 
data for comparisons with the PS. The following section discusses the implementation of 
the CCI in LabView™, outlining each step of the process.    
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5.4 IMPLEMENTATION OF THE COMMUNICATION AND CONTROL LOOP 
This section discusses the implementation of the communication and control loop for 
the CCI in LabView™. The algorithm is presented as a flowchart in Figure 5.8 and the 
details of each segment is described below.  
Synchronization and Initialization: 
First, each subsystem is synchronized to the same remote NTP server and is 
described in Section 5.3.1. Next, a unique GPIB address is issued to every oscilloscope 
and control device in the experimental platform. Then, the computers on the primary and 
secondary sides of the CCI are set to Master and Slave, respectively, and given the IP 
address of the remote machine with which they will communicate. Finally, the 
oscilloscopes are initialized according to Section 5.3.2.  
Establishing Communication between Remote Partitions: 
Communication between the remote partitions of the experimental system is 
established via TCP/IP. If the connection cannot be established within a set time period 
(here one minute) then a timeout error occurs and the program exits. 
Communication and Control Loop: 
Once a connection is established, all oscilloscopes are set to continuously acquire 
raw measurement data according to the data acquisition portion of Section 5.3.2. The raw 
data is processed, time-stamped and locally stored in a measurement history array.  
The measurement and control loop occurs in parallel with measurement and data 
acquisition from the local oscilloscopes. Communication and control at each partition are 
executed serially.  
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Figure 5.8. Process flowchart for the measurement, communication and control actions of the CCI 
implemented in LabView™. 
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6. PHYSICALLY DISTRIBUTED POWER SYSTEMS HARDWARE-IN-THE-
LOOP: EXPERIMENTAL RESULTS 
The goal of the chapter is to provide initial experimental results for a 2-bus Power-
Hardware-in-the-Loop (PHIL) and a 3-bus Power Systems Hardware-in-the-Loop 
(PSHIL) experimental set up at Drexel University. The metrics defined in Section 5.1 are 
used for all performance comparisons between the unpartitioned power system (PS) and 
Partitioned Power System (PPS). Specifically, performance comparisons are performed 
between PS and PPS simulations, simulation and the corresponding experimental set up, 
as well as between experimental set ups as described in Figure 6.1.  
 
 
 
Figure 6.1. Outline of the topics covered in this chapter. The dashed arrows represent analysis/comparison 
of results between the PS and PPS in simulation, between simulation and the corresponding experimental 
setup, as well as between PS and PPS experimental set ups. Note that here analysis applies to the 
investigation and comparison of experimental results in both hardware and software. 
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6.1 PHYSICALLY DISTRIBUTED, 2-BUS POWER SYSTEM 
This section presents a 2-bus PPS that is modeled after a physically distributed PHIL 
experiment at Drexel’s Center for Electric Power Engineering (CEPE) laboratory. Note 
that all system parameters (i.e. line/load impedances, source impedances, etc.) are 
obtained from average system parameters of the physical components used in the 
laboratory experimental set up. 
The subsections are organized as follows: 
 Section 6.1.1 presents the reduced dimension Newton Raphson (NR-) 
Partitioned Power Flow (PPF) equations for the 2-bus PHIL setup. A NR 
algorithm was coded in MATLAB. The solutions to the reduced dimension 
NR-PPF and NR-Unpartitioned Power Flow (UPF) equations are then 
compared, subject to various system loading conditions. A model for a first-
order Linear Time Invariant (LTI) state space representation of the system is 
also presented. MATLAB/Simulink™ was utilized to plot the steady-state 
stability regions, subject to various values of communication latency.  
 Section 6.1.2 discusses a simulation model of the 2-bus PHIL setup 
constructed in MATLAB/Simulink™. A performance comparison between 
the PS and PPS Simulink™ models are provided over the range of loading 
parameters used during experimentation.  
 Section 6.1.3 presents the experimental set up of the 2-bus PHIL system at 
the CEPE laboratory. A performance comparison of results for the 2-bus PS 
and PPS Simulink™ models (SW) and experimental platforms (HW) are then 
presented.  
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 Section 6.1.4 compares the performance of the PS and PPS HW over the 
tested loading range. 
6.1.1 MATHEMATICAL MODEL 
A one-line diagram of the two-bus PHIL model is shown in Figure 6.2. The diagram 
consists of a power subsystem, connected to bus 2p, and a load on the remote side of the 
Communication and Control Interface (CCI), connected to bus 2s.  
 
 
 
Figure 6.2. Equivalent circuit model of a 2-bus PPS, where the remote subsystem consists of a single load. 
Note that the quantities are in the s-domain. 
 
 
 
The primary side voltage, 2 pV , is communicated to the secondary side of the CCI 
and is applied as 2 2
s
s pV V e
   at the Voltage Controlled Voltage Source (VCVS). 
The secondary side current, 2sI , is communicated to the primary side of the CCI and is 
applied as 2 2
s
p sI I e
   at the Current Controlled Current Source (CCCS). Note that 
2sV  and 2 pI  are scaled by the controlled source gains,   and  , and phase shifted by 
  and  , due to the feed forward and feedback communication and control delays. 
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The values of the circuit parameters are given in Table 6.1 and were obtained from 
average values of the experimental platform’s hardware components, where RS is the 
source impedance of the of the mains power supply. RVCVS is resistance of the VCVS; 
however, it was determined from testing to be negligible. RL1 and RL2 are the loading 
parameters and are defined later. 
 
 
Table 6.1. Network parameters for the 2-Bus PS and PPS with 0VCVSR   
Rs, [Ω] R12p, [Ω] L12p, [H] 
0.2393 1.28 0.034 
 
 
 
The reduced dimension NR-PPF equations are obtained as follows: 
1. Choose bus 1 as the slack bus (i.e. 1  and 1V  are given) and define the 
remaining state variables as PPSx : 
 
2
2
2
2
p
s
PPS
p
s
x
V
V


        
 (98)
2. Determine ,Bus PPSY . 
3. Define the boundary conditions for subsystem 1: 
 
       
   
       
   
2 2 1 2 2 2 2
2 2 2
2 2 1 2 2 2 2
2 2 2
p p p p p sPPS PPS PPS PPS
s s sPPS PPS
p p p p p sPPS PPS PPS PPS
s s sPPS PPS
P x P x P x P x
P x P x
Q x Q x Q x Q x
Q x Q x
  

  

 (99)
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where 
   
 
      
 
2 1 2 1 2 1 2 1 2 1 2 1
2
2 2 2 2 2
2 2 2 2 2 22 2
2
2 2 2 2 2
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     

 
 
    
2 1 2 1 2 1 2 1 2 1 2 1
2
2 2 2 2 2
2 2 2 2 2 22 2
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p s p s p I p Is s
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 
 
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 
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 
 
Note that  2 2 2 2 2 2 2 2cos sins s s s s s s sI V G B    represents the current 
communicated from bus 2s to bus 2p. 
4. Define the mismatch equations: 
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Q x Q x Q Q




                           
 (100)
5. The state variables for the PS and PPS are related as follows: 
 
2
2
1 0 0
1 0
0 1 0
0 1 0
p
dPPS PS
p
x F x b
V
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                         
 (101)
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6. The reduced dimension NR-PPF equations are defined as follows: 
    
2 2
2 2
2 2
2 2
ˆ ˆ
ˆ
ˆ ˆ
p p
p pT
PPS d d PPS d dPS PS
p p
p p
P P
V
J F x b F J F x b F
Q Q
V


                
 (102)
 
       
2
2
ˆ
ˆ
ˆ
p d PS T
PPS d d PPS dPS PS
p d PS
P F x b
f F x b F f F x b
Q F x b


       
 (103)
Note that the NR-UPF equations are defined as outlined in Section 3.1. 
The reduced dimension NR-PPF equations were programmed in MATLAB™ and 
run using the system parameters in Table 6.1. A termination criterion of 1e-6 was used 
for the real and reactive power mismatch. Figure 6.3 shows that both the NR-UPF and 
reduced dimension NR-PPF algorithms have approximately quadratic convergence rates, 
converging in 5 and 16 iterations, respectively.   
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Figure 6.3. Inf-norm of the mismatch (2-bus NR-UPF and reduced dimension NR-PPF) vs. iteration 
number, represented by a blue diamond (PS) and red square (PPS).  Note that a convergence tolerance of 
1e-6 was used for both algorithms. 
 
 
 
Analysis now focuses on solutions to the reduced dimension NR-PPF and NR-UPF 
equations, particularly, how the absolute error in voltage phase angle (i.e. 2 2p  ) and 
relative error in voltage magnitudes (i.e. 2 2 2/ *100pV V V ) vary with respect to: 
 varying the susceptance of the VCVS, VCVSB , for a singular Load Setting 
(i.e. 30  , 0  , 1 107LR   and 2 75LR  ); 
 varying the susceptance of the VCVS, VCVSB , for multiple Load Settings 
(i.e. 2 10, 11,....,75LR   ).  
The results are presented in Table 6.2, Figure 6.4 and Figure 6.5. 
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Table 6.2. Absolute/relative error in solutions between the NR-UPF and NR-PPF equations (i.e. bus 
voltage phase angle and voltage magnitude) for several values of VCVSB . Note that all system parameters 
were selected from Table 6.1 with 30  , 0   , 1 107LR    and 2 75LR   . 
 
  
BVCVS  [p.u.]   
0.0001 0.0005 0.001 0.005 0.01 0.05 0.1 
|θ2p-θ2|, [°] 0.064 0.320 0.638 3.128 6.101 24.425 158.424 
| |V2p| - |V2| |/| |V2| |, [%] 0.037 0.149 0.383 2.323 4.880 25.979 100.000 
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Figure 6.4. Absolute error in bus voltage phase angle (PPS and PS) vs. Load Setting for several values of 
BVCVS. Note that that all network parameters were selected from Table 6.1 with 30  , 0  , 
1 107LR    and 2 10, 11,...,75LR   . 
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Figure 6.5. Relative error in bus voltage magnitude (PPS and PS) vs. Load Setting for several values of 
BVCVS. Note that that all network parameters were selected from Table 6.1 with 30  , 0  , 
1 107LR    and 2 10, 11,...,75LR   . 
 
 
 
Remarks: 
From Figure 6.4, it is noted that the absolute error in voltage phase angle: 
 tends to decrease with increasing load.  
 remains small/negligible (i.e. less than 1%) for 0.001VCVSB pu . 
 larger/non-negligible for 0.001VCVSB pu . 
 
From Figure 6.5, it is noted that the relative error in voltage magnitude: 
 tends to increase with increasing load until a maximum is reached (i.e. load 
setting 60). 
 remains small/negligible (i.e. less than 1%) for 0.001VCVSB pu . 
 larger/non-negligible for 0.001VCVSB pu . 
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Comments: 
 The error between the solutions to the NR-PPF and NR-UPF equations (i.e. 
voltage phase angles and magnitudes) is sensitive to changes in VCVSB  due to 
the lack of line impedance in the remote system (i.e. at bus 2s). 
 If a VCVS with a sufficiently small VCVSB  cannot be found, series 
compensation the remote bus (i.e. addition of line inductance at bus 2s) can 
help reduce the impact of VCVSB . 
Steady-state analysis of the 2-bus PPS is now performed by first determining the 
first-order LTI state-space equations, and then determining the delay margin. The state 
space equations for the 2-bus PPS are: 
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with the characteristic equation: 
 
       
       
2 12 12
22 12 12
, s
s
s P s Q s e
s s s e
 
 

     
 
 
  
        (105)
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The exponentials in (105) can be eliminated by solving simultaneously  , 0j    and 
 , 0j     (i.e. the complex roots on the j -axis) in terms of 2 . This results in the 
following equation: 
          2 2 22 4 2 22W                   (106)
Using (105), (106) and the process outlined in Figure 4.2, areas of delay 
dependent/independent stability and instability can be determined for varying system 
load, subject to a known value of the total roundtrip communication latency. Figure 6.6 
shows a plot of the 2 1.L LR vs R  parameter space for several values of total roundtrip 
communication latency. Note that the plot of the 2 1.L LR vs R  parameter space was 
constructed using the system parameters from Table 6.1 and assumes 0.001VCVSB pu .  
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Figure 6.6. 2LR vs. 1LR  parameter space for several values of total roundtrip communication latency ( ). 
The regions are identified as: A = Delay-Independent Stable, B = Delay-Independent Unstable, C = Delay-
Dependent Stable, D = Delay-Dependent Unstable. 
 
 
 
Remarks: 
The stability regions in Figure 6.6 are described as follows: 
 As expected, regions A and B (i.e. delay-independent stable and unstable) 
remain unchanged for all values of delay. 
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 Region C (i.e. delay-dependent stable) experiences a significant decrease in 
size between 1 5e   s and 1 3e   s, being replaced by region D (i.e. 
delay-dependent unstable) 
Summary: 
The steady-state stability of the 2-bus PPS is sensitive to small amounts of 
communication latency. Special considerations should be made when planning the 
testing/loading scenarios of the PPS, subject to a known/estimated value of 
communication latency.  
6.1.2 SIMULATION MODEL 
The unpartitioned 2-bus power system is modeled in Simulink™ and shown in 
Figure 6.7. Bus 1 consists of a constant 120.1 V, 60 Hz, AC voltage source in series with 
a resistor, Rs, in order to reflect the source conditions seen during hardware 
experimentation, averaged over 10 tests. Rs represents the experimentally determined 
average impedance of the source, as seen from the CEPE laboratory [57]. The 
transmission line that connects bus 1 and bus 2 is modeled as a series RL component (i.e. 
12 1.28R    and 12 0.034L H ), based on experimental data collected in [58]. Resistors 
RL1 and RL2 represent the average equivalent impedance of carbon-filament light bulb 
banks at the CEPE laboratory [58], and are varied during simulation. 
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Figure 6.7. Simulink™ model of the 2-bus unpartitioned power system experimental set up 
 
 
The final portion of the main circuit models a Chroma 63802 programmable load, 
operating in constant current with constant power factor mode (e.g. unity). The model 
represents the load on the power system and consists of a Current Controlled Current 
Load (CCCL) in parallel with an internal shunt resistance, RChroma. The average value of 
RChroma was determined from experimental data to be approximately 1 kΩ. The complex 
input current to the load, ISet, is regulated within the “Chroma 63802 Control Subsystem” 
block, shown in Figure 6.8. The control subsystem sets 2ISet   and 2Set ChromaI I .  
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Figure 6.8. Control subsystem for the Chroma 63802 load model 
 
 
Testing of the 2-bus unpartitioned Power System (PS) involved increasing the loads 
at bus 2 (i.e. RL1, RL2 and ISet), such that the transmission line connecting buses 1 and 2 
were loaded as close to, or past, its point of maximum power transfer. This objective was 
chosen as to capture the steady-state behavior of the PS from a lightly loaded to a 
critically loaded/overloaded operating point. The controllable load at bus 2 was operated 
in constant current mode with a constant unity power factor. 
 
 
 
Figure 6.9. Simulink™ model of the 2-bus partitioned power system experimental set up 
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The physically distributed 2-bus power system (Figure 6.9) is modeled similarly to 
the unpartitioned model with the addition the Communication and Control Interface 
(CCI). The CCI consists of a: 
 CCCL at bus 2p, representing the remote load (i.e. at bus 2s).  
 VCVS at bus 2s, representing the remote bus voltage (i.e. at bus 2p).  
 
 
 
Figure 6.10. CCI control subsystem model: CCCL control (left) and VCVS control (right) 
 
 
The CCCL and VCVS are controlled by the circuits within the “CCI Control 
Subsystem” block (Figure 6.10). Control of the CCCL is as follows: 
1. Set 2CCI sI I  
2. Compute and set  2 2 2 2 ,2I p s I s p PF sCCI            
There are two modes of control for the VCVS: 
1. Set 2VCVS pV V . 
2. If constant power factor control is in the ON state (Input=1): 
a. Compute the power factor at bus 2p: 
2,2 2p IPF p p     
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b. Compute the phase angle at bus 2s: 
2 , 2 ,2s corrected I s PF p     
c. Set 2 ,s correctedVCVS   
3. If constant power factor control in the OFF state (Input =2): 
a. Set 2sVCVS   
Note that constant power factor control at the CCCL is the only mode of operation; 
whereas, it is optional at the VCVS. The VCVS utilized in the experimental platform 
(e.g. Kikusui 6000W2) cannot control the power factor; however, power factor control 
was built into the simulation model as an option for future equipment capable of power 
factor control. 
The simulated Load Settings for the unpartitioned and partitioned software 
experiments are shown in Table 6.3, and reflect the average values of loading parameters 
used during hardware experimentation. 
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Table 6.3. Simulated Load Settings for the 2-bus unpartitioned and partitioned power system models 
 
Variable Resistive 
Load  
(Bus 2/2p) 
Variable Resistive 
Load 
(Bus 2/2p) 
Constant 
Current Load 
(Bus 2/2s) 
Percent of 
Maximum 
Power 
(Transmission 
Line 1) 
Load 
Setting 
No. of 
Light 
Bulbs 
Approximate 
Resistance 
(RL1, [Ω]) 
No. of 
Light 
Bulbs 
Approximate 
Resistance 
 (RL2, [Ω])
ISet, [A] 
Power 
Factor 
|P12|/|P12, Max|, 
[%] 
1 4 74.06 3 107 0.005 1 29 
2 7 38.05 3 107 0.005 1 58.9 
3 9 30.34 3 107 0.005 1 79.7 
4 10 27.55 3 107 0.005 1 89 
5 10 27.55 3 107 0.1 1 90.9 
6 10 27.55 3 107 0.2 1 91.5 
           
28 10 27.55 3 107 2.4 1 99.94 
29 10 27.55 3 107 2.5 1 99.99 
30 10 27.55 3 107 2.6 1 100 
31 10 27.55 3 107 2.7 1 99.97 
32 10 27.55 3 107 2.8 1 99.91 
           
37 10 27.55 3 107 3.3 1 99.5 
38 10 27.55 3 107 3.4 1 99.3 
 
 
 
Note that after Load Setting 4, RL1 and RL2 are held constant, and the Chroma 63802 
is the only load varied through the set points, ISet, for the following reasons: 
1. Load Settings 1-4 vary the load through transmission line 1, from 
approximately 29% to 89% (i.e. light to heavy loading conditions). 
2. A step of 0.1A in ISet: 
a.  was the smallest possible step in the current set point of the actual 
Chroma 63802 during experimentation; 
b. produced a high resolution set of data for the PS around/past the 
point of maximum power transfer for the transmission line 
between buses 1 and 2. 
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The 2-bus Partitioned Power System (PPS) model was simulated as follows: 
1. The controllable load at bus 2p was operated in power factor control 
mode. 
2. The VCVS was operated with power factor control disabled to reflect the 
operation of the Kikusui 6000W2 during hardware experimentation. 
3. The controllable load at bus 2s was operated in constant current with 
constant (unity) power factor mode. 
4. All loading conditions were identical to those for the PS as shown in Table 
6.3. 
A comparison of simulation results for the 2-bus PS and PPS are now presented. 
Figure 6.11 depicts the RMS bus voltage vs. Load Setting for qualitative analysis of the 
2-bus PS and PPS simulations; whereas, Figure 6.12 depicts the relative error between 
the simulations vs. Load Setting. Similar plots are shown in Figure 6.13 and Figure 6.14 
for the RMS bus current vs. Load Setting and in Figure 6.15 and Figure 6.17 for the RMS 
bus voltage vs. computed real power through the transmission line. Note that error 
analysis is presented in relative error for RMS voltage and real power; whereas, currents 
are expressed in absolute error. The error thresholds were chosen according to 
measurement error and experimental design metrics as described in Section 5.3.2.  
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Figure 6.11. RMS bus voltage vs. Load Setting (2-bus PS and PPS simulation models) 
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Figure 6.12. Relative error between PS and PPS bus voltage vs. Load Setting (2-bus simulation models) 
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Figure 6.13. RMS current at the CCI/partitioning bus vs. Load Setting (2-bus PS and PPS simulation 
models) 
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Figure 6.14. Absolute error between PS and PPS current vs. Load Setting (2-bus simulation models) 
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Figure 6.15. RMS bus voltage vs. computed real power through transmission line 1 (2-bus PS and PPS 
simulation models) 
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Figure 6.16. RMS bus voltage vs. computed real power at the partitioning bus (2-bus PS and PPS 
simulation models); Note that here the first four points correspond to large changes in RL2, followed by 
smaller increases in ISet. 
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Figure 6.17. Relative error between computed real power (PS and PPS) vs. Load Setting (2-bus simulation 
models) 
 
 
 
Remarks: 
From Figure 6.12, Figure 6.14 and Figure 6.17: 
 The average relative error in bus voltage (between the PS and PPS SW) is 
0.73%, across all Load Settings at the partitioning bus.  
 The average absolute error in current through the transmission line and 
across the CCI is 60mA and 6mA, respectively.  
 The average relative error in computed real power through the transmission 
line and across the CCI is 0.6% and 1%, respectively, across all Load 
Settings. 
 Note that the values of computed real power in Figure 6.16 represent the 
power demand at bus 2(s). The first four data points do not follow the general 
trend of a PV-curve; however, they demonstrate the shift in operating point 
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of the nonlinear system due to large changes in load (i.e. 29%-89% of 
maximum load).  
Summary: 
All error values are within the accepted error thresholds and validate that the 2-bus 
PPS simulation model tracks the 2-bus PS model. 
6.1.3 EXPERIMENTAL DISTRIBUTED PHIL SET UP  
This subsection details the results of a 2-bus physically distributed PHIL 
experimental set up. The experimental set up was described in detail in Section 5.3 and 
was tested under the Load Settings described in Table 6.3.  
Data was collected by stepping through Load Settings 1 to 38 (i.e. increasing load), 
and then stepping through Load Settings 38 to 1 (i.e. decreasing load), defined as an 
up/down sweep. Approximately 45 seconds (i.e. 2700 cycles at 60 Hz) was allowed to 
elapse between each step, as it allowed the system to settle to steady-state. Note that in 
order to smooth the data and provide an average performance characteristic of the 
experimental set up, all of the data that is presented in this section has been averaged 
from five up/down sweeps of the Load Settings. 
A comparison of results for the 2-bus PS hardware HW experiments and SW 
simulations are now presented. Figure 6.18 depicts the RMS bus voltage vs. Load Setting 
at the CCI, and Figure 6.19 presents the corresponding relative error. Similar plots are 
shown in Figure 6.20 and Figure 6.21 for the RMS bus current vs. Load Setting at the 
CCI, and Figure 6.22 and Figure 6.23 for the RMS bus voltage vs. computed real power 
through the transmission line between buses 1 and 2.  
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Figure 6.18. RMS bus voltage vs. Load Setting (2-bus PS hardware experiment and simulation model).  
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Figure 6.19. Relative error between simulated and experimental PS bus voltage vs. Load Setting (2-bus PS 
hardware experiment and simulation model) 
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Figure 6.20. RMS current between buses 1 and 2 vs. Load Setting (2-bus PS hardware experiment 
simulation model) 
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Figure 6.21. Absolute error between simulated and experimental PS  line current vs. Load Setting (2-bus 
hardware experiment and simulation model) 
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Figure 6.22. RMS bus voltage vs. computed real power through transmission line 1 (2-bus PS hardware 
experiment and simulation model)  
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Figure 6.23. Relative error between simulated and experimental PS computed real power vs. Load Setting 
(2-bus hardware experiment and simulation model) 
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Remarks:  
From Figure 6.19, Figure 6.21 and Figure 6.23, the average 
 relative error in bus 2 voltage magnitude is 2.18%.  
 absolute error in current through the transmission line is 0.21A.  
 relative error in computed real power through the transmission line is 1.70%.  
From Figure 6.18, Figure 6.20 and Figure 6.22: 
 The greatest errors in voltage, current occur during heavily loaded conditions 
(i.e. after Load Setting 20).  
 The relative error in computed real power peaks at Load Setting 20 
(approximately 98% of the maximum power point of the line) and then 
begins to decrease. 
Summary:  
Overall the PS simulations track the observed behavior of the PS experimental hardware 
set up, including during heavily loaded conditions. 
 
A comparison of results for the 2-bus PPS hardware HW experiment and SW 
simulation are now presented. Figure 6.24 depicts the RMS bus voltage vs. Load Setting 
at the CCI, and Figure 6.25 presents the corresponding relative error. Similar plots are 
shown in Figure 6.26 and Figure 6.27 for the RMS bus current vs. Load Setting at the 
CCI, and Figure 6.28 and Figure 6.30 for the RMS bus voltage vs. computed real power 
through the transmission line and at the CCI. 
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Figure 6.24. RMS bus voltage vs. Load Setting (2-bus PPS hardware experiment and simulation model).  
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Figure 6.25. Relative error between simulated and experimental PPS bus voltage vs. Load Setting (2-bus 
PPS hardware experiment and simulation model) 
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Figure 6.26. RMS current at the CCI/partitioning bus vs. Load Setting (2-bus PPS hardware experiment 
and simulation model) 
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Figure 6.27. Absolute error between simulated and experimental PPS current vs. Load Setting (2-bus 
hardware experiment and simulation model) 
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Figure 6.28. RMS bus voltage vs. computed real power through the transmission line (2-bus PPS hardware 
experiment and simulation model) 
 
 
60
70
80
90
100
110
120
50 100 150 200 250 300 350
RM
S B
us
 Vo
lta
ge
, [V
]
Computed Real Power, [W]
RMS Bus Voltage (2‐Bus PPS HW and SW) vs. Computed Real Power
V2p, SW V2s, SW V2p, HW V2s, HW
Max Error of 7.49% at Load Setting  4
 
Figure 6.29. RMS bus voltage vs. computed real power at the partitioning bus (2-bus PPS hardware 
experiment and simulation model); Note that here the first four points correspond to large changes in RL2, 
followed by smaller increases in ISet. 
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Figure 6.30. Relative error between simulated and experimental PPS computed real power vs. Load Setting 
(2-bus hardware experiment and simulation model) 
 
 
 
Remarks:  
From Figure 6.25, Figure 6.27 and Figure 6.30, the average 
 relative error in bus voltage magnitude is 3.35% at bus 2p and 2.68% at bus 
2s, across all Load Settings.  
 absolute error in current through the transmission line, and across the CCI are 
0.188A and 0.070A, respectively.  
 relative error in computed real power through the transmission line, at bus 2p 
and bus 2s are 3.71%, 1.75%, and 1.33%, respectively.  
From Figure 6.24, Figure 6.26 and Figure 6.28: 
 The greatest errors in voltage, current and real power occur during lightly 
loaded conditions (e.g. Load Settings 1-4), before the CCCS is enabled at bus 
2s.  
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 The relative error in computed real power decreases from Load Setting 5 to 
25, with the minimum difference occurring at Load Setting 25 (i.e. 
approximately 97% of the maximum power point of the transmission line).  
 Afterward, the relative error begins to increase again, signifying that the 
Chroma 63802’s control begins to experience difficulty regulating its power 
factor around unity during heavily loaded conditions.  
Summary:  
Overall the PPS simulations track the observed behavior of the PPS experimental 
hardware setup, including during heavily loaded conditions. This includes Load Settings 
up to the point of maximum power transfer (Load Setting 31). Note that in this case the 
CCI is capable of testing past the point of maximum power transfer within measurement 
error thresholds. Although this type of testing is generally not done, the non-destructive 
nature of the experimental platform does not experience unstable and potentially 
damaging behavior (i.e. voltage collapse).  
6.1.4 COMPARISON OF PHIL HW RESULTS 
A comparison of performance for the 2-bus PS and PPS experiments are now 
presented. Figure 6.31 depicts the RMS bus voltage vs. Load Setting for qualitative 
analysis of the 2-bus PS and PPS HW; whereas, Figure 6.32 depicts an error analysis 
between the experiments. Similar plots are shown in Figure 6.33 and Figure 6.34 for the 
RMS bus current vs. Load Setting and in Figure 6.35 and Figure 6.37 for the RMS bus 
voltage vs. computed real power through the transmission line. As noted previously, error 
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analysis is presented in relative error for RMS voltage and real power; whereas, currents 
are expressed in absolute error.  
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Figure 6.31. RMS bus voltage vs. Load Setting (2-bus PS and PPS hardware experiments). 
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Figure 6.32. Relative error between PS and PPS bus voltage vs. Load Setting (2-bus hardware 
experiments) 
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Figure 6.33. RMS current at the CCI/partitioning bus vs. Load Setting (2-bus PS and PPS hardware 
experiments) 
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Figure 6.34. Absolute error between PS and PPS current vs. Load Setting (2-bus hardware experiments) 
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Figure 6.35. RMS bus voltage vs. computed real power through the transmission line and at the 
partitioning bus (2-bus PS and PPS hardware experiments) 
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Figure 6.36. RMS bus voltage vs. computed real power at the partitioning bus (2-bus PS and PPS hardware 
experiments); Note that here the first four points correspond to large changes in RL2, followed by smaller 
increases in ISet. 
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Figure 6.37. Relative error in computed real power (PS and PPS) vs. Load Setting (2-bus hardware 
experiments) 
 
 
 
Remarks: 
From Figure 6.32, Figure 6.34 and Figure 6.37: 
 The average relative error in bus voltage magnitude is 1.01% at bus 2p and 
0.36% at bus 2s, across all Load Settings.  
 The average absolute error in current through the transmission line and 
across the CCI is 79mA and 29mA, respectively.  
 The average relative error in computed real power through the transmission 
line, as well as across the CCI is 0.69%, over all of the tested loads. 
 The largest errors occur during Load Settings 1 through 4, where only 
resistive loads are varied and the CCCS at bus 2s is disabled. This also 
corresponds to the largest step changes in system loading. 
 Once the CCCS is enabled, the errors either reduce or stabilize at a value. 
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Summary: 
All errors are well within the accepted error thresholds; therefore, the 2-bus PPS 
experiment tracks the observed behavior of its unpartitioned counterpart. As previously 
stated, both the 2-bus PS and PPS allow non-destructive testing beyond the point of 
maximum power transfer. 
6.2 PHYSICALLY DISTRIBUTED, 3-BUS POWER SYSTEM (PSHIL) 
This section presents a 3-bus PPS that is modeled after a physically distributed 
PSHIL experiment at the CEPE laboratory. The subsections are organized as follows: 
 Section 6.2.1 presents a comparison of the solutions to the reduced 
dimension NR-PPF and NR-UPF, subject to various system loading 
conditions.  Then, steady-state stability regions are plotted, subject to various 
values of communication latency. The reduced dimension NR-PPF equations 
and a first-order LTI state-space representation of the system are found in 
Appendix A.   
 Section 6.2.2 discusses a simulation model of the 3-bus PSHIL setup 
constructed in MATLAB/Simulink™. A performance comparison between 
the PS and PPS Simulink™ models are provided over a range of loading 
parameters used during experimentation. 
 Section 6.2.3 presents the experimental setup of the 3-bus PSHIL system at 
the CEPE laboratory. A performance comparison of results for the 3-bus PS 
and PPS experimental platforms (HW) and Simulink™ models (SW) are then 
presented.  
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 Section 6.2.4 compares performance of the PS and PPS HW over the tested 
range of loading. 
6.2.1 MATHEMATICAL MODEL 
A one-line diagram of the 3-bus PSHIL model is shown in Figure 6.38. The system 
is similar to that in Section 6.1.1, with the addition of a transmission line on the 
secondary side of the CCI (i.e. connecting buses 2(s) and 3). A constant current source 
with constant (unity) power factor is connected to bus 3 and is included to mimic the 
steady-state behavior of a Chroma 63802 programmable load of the same function. 
  
 
 
Figure 6.38. Equivalent circuit model of a 3-bus PPS, where the remote subsystem consists of a 
transmission line and load. Note that the circuit parameters are in the s-domain. 
 
 
 
The primary side voltage, 2 pV , is communicated to the secondary side of the CCI 
and applied as 2 2
s
s pV V e
   at the Voltage Controlled Voltage Source (VCVS). The 
secondary side current, 2sI , is communicated to the primary side of the CCI and applied 
as 2 2
s
p sI I e
   at the Current Controlled Current Source (CCCS). Note that 2sV  and 
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2 pI  are scaled by the controlled source gains,   and  , and phase shifted by   and 
 , due to the feed forward and feedback communication and control delays. 
The values of the circuit parameters are given in Table 6.4 and were obtained from 
average values of the experimental platform’s hardware components, where RS is the 
source impedance of the of the mains power supply. RVCVS is resistance of the VCVS; 
however, it was determined from testing to be negligible and is not included in the table. 
RL1 and RL2 are the loading parameters and are defined later. 
The reduced dimension NR-PPF equations in (see Appendix A) were programmed in 
MATLAB™ and run using the network parameters in Table 6.4. A termination criterion 
of 1e-6 was used for the real and reactive power mismatches. Figure 6.39 shows that both 
the NR-UPF and reduced dimension NR-PPF algorithms have approximately quadratic 
convergence rates, converging in 6 and 9 iterations, respectively. 
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Figure 6.39. Inf-norm of the mismatch (3-bus NR-UPF and reduced dimension NR-PPF) vs. iteration 
number, represented by a blue diamond (PS) and red square (PPS).  Note that a convergence tolerance of 
1e-6 was used for both algorithms 
 
 
 
Analysis now focuses to the reduced dimension NR-PPF and NR-UPF equations, 
particularly, how the absolute error between voltage phase angles and relative error 
between voltage magnitudes change due to: 
 varying the susceptance of the VCVS with respect to the impedance of the 
secondary side transmission line (i.e. 2 3/VCVS sB B ), for a singular load setting 
(i.e. 30  , 0  , 1 107LR  , 2 75LR  ); 
 varying 2 3/VCVS sB B  for multiple load settings (i.e. 2 10 , 11,....,75LR   ). 
The results are presented in Table 6.5, Figure 6.40 and Figure 6.41. 
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Table 6.4. System parameters for the 3-bus, reduced dimension NR-PPF and NR-UPF equations 
with 0VCVSR   
 
Rs, [Ω] R12p, [Ω] R2s3, [Ω] L12p, [H] L2s3, [H] 
0.2393 1.28 1.34 0.034 0.034 
 
 
 
Table 6.5. Absolute/relative error in the solutions to the NR-UPF and NR-PPF equations (i.e. bus voltage 
phase angles and voltage magnitudes) for several values of 2 3/VCVS sB B . Note that all network parameters 
were selected from Table 6.4 with 30   , 0   , 1 107LR    and 2 75LR   . 
 
  
BVCVS /B2s3, [p.u.]   
0.0001 0.0005 0.001 0.005 0.01 0.05 0.1 0.5 
|θ2-θ2p|, [°] 0.005 0.027 0.055 0.273 0.547 2.721 5.403 24.464
|θ3-θ3,PPS|, [°] 30.235 30.213 30.185 29.967 29.693 27.519 24.837 5.776 
| |V2| - |V2p| | / | |V2| | , 
[%] 0.001 0.005 0.010 0.051 0.104 0.606 1.423 13.285
| |V3| - |V3,PPS| | / | |V3| |, 
[%] 0.001 0.005 0.010 0.051 0.104 0.606 1.423 13.285
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Figure 6.40. Absolute error in bus voltage phase angle vs. Load Setting (PPS and PS) for several values of 
2 3/VCVS sB B . Note that that all network parameters were selected from Table 6.4 with 30  , 
0  , 1 107LR    and 2 10, 11,...,75LR   . 
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Figure 6.41. Relative error in bus voltage magnitude vs. Load Setting (PPS and PS) for several values of 
2 3/VCVS sB B . Note that that all network parameters were selected from Table 6.4 with 30  , 
0  , 1 107LR    and 2 10 , 11,...,75LR   . 
 
 
 
Remarks: 
From, Figure 6.40, it is noted that the absolute error in voltage phase angles: 
 tends to remain constant at buses 2s and 3 for normal to heavy loading 
conditions. 
 tends to decrease at bus 2s and increase at bus 3 when system loading passes 
the point of maximum power transfer of the transmission line (i.e. 
approaches 0° and 30°, respectively).  
 remains small/negligible (i.e. less than 0.5°) at bus 2p and approximately 
constant at 30° at bus 3 for 0.01VCVSB pu  
 is large/non-negligible (i.e. approximately 5°) at bus 2p and approximately 
25° at bus 3 f for 0.01VCVSB pu  
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From Figure 6.41, it is noted that the relative error in voltage magnitudes: 
 tends to increase with increasing load until a maximum is reached (i.e. Load 
Setting 64). 
 remains small/negligible (i.e. less than 1%) for 0.01VCVSB pu . 
 larger/non-negligible for 0.01VCVSB pu . 
Summary: 
 
 Relative error in bus voltage magnitude (PPS and PS) increases with 
increasing load and is especially sensitive to the value of VCVSB  at bus 3. 
 Absolute error in voltage phase angles (PPS and PS) remains constant, except 
for very heavily loaded situations. While the error increases with increasing 
VCVSB , it tends to approach the expected theoretical values (i.e. 30° due to 
the value of the communication and control delay) as system loading 
increases.  
 The line impedance at the remote bus (bus2s) reduces the sensitivity of both 
errors to the value of VCVSB . 
Steady-state analysis of the 3-bus PPS is now performed by first determining the 
first order LTI state space equations and then determining the delay margin (see 
Appendix B for the equations) and the process outlined in Figure 4.2. Consequently, 
areas of delay dependent/independent stability and instability can be determined for 
varying system load, subject to a known value of the total roundtrip communication 
latency.  
148 
 
Figure 6.42 shows a plot of the 2 1.L LR vs R  parameter space for several values of total 
roundtrip communication latency. Note that the network parameters from Table 6.4 and 
2 3/ 0.001VCVS sB B pu  were used when constructing the plot of the 2 1.L LR vs R  parameter 
space. 
 
 
 
Figure 6.42. 2LR vs. 1LR  parameter space for several values of total roundtrip communication latency 
( ). The regions are identified as: A = Delay-Independent Stable, B = Delay-Independent Unstable, C = 
Delay-Dependent Stable, D = Delay-Dependent Unstable. 
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Remarks: 
The stability regions in Figure 6.42 are described as follows: 
 Region A (i.e. delay-independent stable) remains unchanged for all values of 
delay. 
 There is no delay-independent unstable region (i.e. Region B) 
 Region C (i.e. delay-dependent stable) begins to experience a decrease in size 
between 1 4e   s and 1 3e   s, being completely replaced by region D 
(i.e. delay-dependent unstable) by 5 2e   s. 
Summary: 
The steady-state stability of the 3-bus PPS is sensitive to small amounts of 
communication  and control latency; however, the increased impedance on the secondary 
side of the CCI acts as a buffer, allowing a greater amount of latency for a wider range or 
loading parameters than the 2-bus system in Section 6.1.1. Special considerations should 
be made when planning the testing/loading scenarios of the PPS, subject to a 
known/estimated value of communication and control latency.  
6.2.2 SIMULATION MODEL 
The unpartitioned and partitioned 3-bus power systems are modeled in Simulink™ 
and depicted in Figure 6.43 and Figure 6.44, respectively. All components of the 
simulation models and their functions are identical to the 2-bus system PS and PPS 
models described in Section 6.1.2. A transmission line has been added that connects 
buses 2(s) and 3, and the CCCL at bus 2(s) has been moved to bus 3. All circuit 
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parameter values are presented in Table 6.4. The resistances RCCS and RChroma have been 
added to the simulation model for numerical stability and are each 1000 Ω. 
 
Figure 6.43. Simulink™ model of the 3-bus unpartitioned power system experimental set up at Drexel 
University. 
 
 
 
 
Figure 6.44. Simulink™ model of the 3-bus partitioned power system experimental set up at Drexel 
University. 
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Table 6.6. Simulated Load Settings for the 3-bus PS and PPS models 
 Variable Resistive Load  (Bus 2/2p) 
Variable Resistive Load 
(Bus 3) 
Constant Current Load 
(Bus 3) 
Load Setting 
No. of 
Light 
Bulbs 
Approximate 
Resistance 
(RL1, [Ω]) 
No. of 
Light 
Bulbs 
Approximate 
Resistance 
(RL2, [Ω])
ISet, [A] 
Power 
Factor 
1 4 74.06 3 107 0.005 1 
2 8 34.72 3 107 0.005 1 
3 11 25.25 3 107 0.005 1 
4 14 19.84 3 107 0.005 1 
5 14 19.84 3 107 0.1 1 
6 14 19.84 3 107 0.2 1 
: : : : : : : 
: : : : : : : 
19 14 19.84 3 107 1.5 1 
20 14 19.84 3 107 1.6 1 
 
 
 
The simulated Load Settings are shown in Table 6.6, and reflect the average values 
of loading parameters used during hardware experimentation. Note that as with the 2-bus 
system, RL1 and RL2 are held constant after Load Setting 4, where ISet is the only 
parameter that is varied. 
The 3-bus Partitioned Power System (PPS) model was simulated as follows: 
1. The CCCL was operated in power factor control mode. 
2. The VCVS was operated in with power factor control disabled to reflect the 
operation of the Kikusui 6000W2 during experimentation. 
3. The CCCS was operated in constant current with constant (unity) power 
factor mode. 
4. All loading conditions were identical to those for the PS as shown in Table 
6.6. 
A comparison of results for the 3-bus PS and PPS are now presented. Figure 6.45 
depicts the RMS bus voltage vs. Load Setting for qualitative analysis of the 3-bus PS and 
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PPS models; whereas, Figure 6.46 depicts an error analysis between the models. Similar 
plots are shown in Figure 6.47 and Figure 6.48 for the RMS line currents vs. Load 
Setting. Figure 6.49 and Figure 6.51 depict the RMS bus voltage vs. computed real power 
through both transmission lines, as well as at the CCI. Note that error analysis is 
presented in relative error for RMS voltage and computed real power; whereas, currents 
are expressed in absolute error. The error thresholds were chosen according to 
measurement error and experimental design metrics as described in Section 5.3.2.  
 
 
60
70
80
90
100
110
120
0 2 4 6 8 10 12 14 16 18 20
RM
S B
us
 Vo
lta
ge
, [V
]
Load Setting
RMS Bus Voltage (3‐Bus PS and PPS SW) vs. Load Setting
V2p V2s V2 V3 V3,PPS
Max Error of 0.78% at Load Setting  20
 
Figure 6.45.RMS bus voltage vs. Load Setting (3-bus PS and PPS simulation models).  
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Figure 6.46. Relative error between PS and PPS bus voltage vs. Load Setting (3-bus simulation models) 
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Figure 6.47. RMS current at the CCI/partitioning bus vs. Load Setting (3-bus PS and PPS simulation 
models) 
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Figure 6.48. Absolute error between PS and PPS current vs. Load Setting (3-bus simulation models) 
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Figure 6.49. RMS bus voltage vs. computed real power through the transmission line connecting buses 1 
and 2(p) (3-bus PS and PPS simulation models)  
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Figure 6.50.  RMS bus voltage vs. computed real power at the partitioning bus (3-bus PS and PPS 
simulation models); Note that here the first four points correspond to large changes in RL2, followed by 
smaller increases in ISet. 
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Figure 6.51. Relative error between PS and PPS computed real power vs. Load Setting (3-bus simulation 
models) 
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Table 6.7. Average and maximum error data for tests on the 3-bus PS and PPS simulation models 
Absolute/Relative Error Average Error Maximum Error 
| |V2| - |V2p| | / | |V2| |, [%] 0.64 0.68 
| |V2| - |V2s| | / | |V2| |, [%] 0.64 0.68 
| |V3| - |V3,PPS| | / | |V3| |, [%] 0.68 0.78 
 
| |I12| - |I12p| |, [A] 0.05 0.09 
| |I2p| - |I2s| |, [A] 0 0 
| |I23| - |I2s3| |, [A] 0.005 0.006 
 
|P12-P12p|/|P12|, [%] 0.43 3.29 
|P2p-P2s|/|P2p|, [%] 0 0 
|P23-P2s3|/|P23|, [%] 1.07 1.26 
 
 
 
Remarks: 
A summary of results are found in Table 6.7. Specifically, 
 The average relative error in bus voltage (between the PS and PPS SW) 
across all Load Settings is 0.64% at the partitioning bus, and 0.68% at bus 3.  
 The average absolute error in current through transmission lines 1 and 2 is 
50mA and 5mA, respectively.  
 The average relative error in computed real power through the transmission 
lines was 0.43% and 1.07%, respectively.  
 The greatest relative errors in computed real power occurred during low 
loading conditions, with maximum values of 3.29% and 1.26%. This 
correspeonds to the largest step changes in system load.   
Summary: 
Errors are well within the accepted error thresholds for all Load Settings and 
validates that the 3-bus PPS simulation model tracks the 3-bus PS model. 
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6.2.3 EXPERIMENTAL DISTRIBUTED 3-BUS PSHIL SET UP  
This subsection details the results of a 3-bus physically distributed Power Systems 
Hardware-in-the-Loop (PSHIL) experimental setup. The components of the experimental 
set up were described in detail in Section 5.3 and were tested under the Load Settings 
described in Table 6.6.  
Data was collected by stepping through Load Settings 1 through 20 (i.e. increasing 
load), and then stepping through Load Settings 20 through 1 (i.e. decreasing load), 
defined as an up/down sweep. As with the 2-bus experimentation, approximately 45 
seconds were allowed to elapse between each step, and all of the data that is presented in 
this section has been averaged from five up/down sweeps, in order to smooth the data and 
provide an average performance characteristic of the experimental set up.  
A comparison of results for the 3-bus PS hardware HW experiment and SW 
simulations are now presented. Figure 6.52 depicts the RMS bus voltage vs. Load Setting 
at the CCI, and Figure 6.53 presents the corresponding relative error. Similar plots are 
shown in Figure 6.54 and Figure 6.55 for the RMS bus current vs. Load Setting at the 
CCI, and Figure 6.56 and Figure 6.58 for the RMS bus voltage vs. computed real power 
through the transmission lines and at the CCI.  
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Figure 6.52. RMS bus voltage vs. Load Setting (3-bus PS hardware experiment and simulation model).  
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Figure 6.53. Relative error between simulated and experimental PS bus voltage vs. Load Setting (3-bus PS 
hardware experiment and simulation model) 
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Figure 6.54. RMS current vs. Load Setting (3-bus PS hardware experiment and simulation model) 
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Figure 6.55. Absolute error between simulated and experimental PS current vs. Load Setting (3-bus 
hardware experiment and simulation model) 
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Figure 6.56. RMS bus voltage vs. computed real power through the transmission line connecting buses 1 
and 2(p) (3-bus PS hardware experiment and simulation model) 
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Figure 6.57. RMS bus voltage vs. computed real power at the partitioning bus (3-bus PS hardware    
experiment and simulation model); Note that here the first four points correspond to large changes in RL2, 
followed by smaller increases in ISet. 
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Figure 6.58. Relative error between simulated and experimental PS computed real power vs. Load Setting 
(3-bus hardware experiment and simulation model) 
 
 
 
Remarks: 
 
From Figure 6.53, Figure 6.55 and Figure 6.58: 
 The average relative errors in bus voltage (between the PS HW and SW) are 
1.78% and 1.13% at bus 2 and bus 3, respectively, across all Load Settings.  
 The average absolute errors in current through the transmission lines are 
88.5mA and 64.2mA.  
 The average relative errors in computed real power through the transmission 
lines are 0.78% and 1.99%.   
 The greatest errors in voltage, current and real power occur during heavily 
loaded conditions (e.g. after Load Setting 14).  
 
 
162 
 
From Figure 6.56 and Figure 6.58:  
 P12 obtained in HW and SW begin to diverge after the system approaches the 
point of maximum power transfer. 
Summary: 
 Overall the 3-bus PPS simulation tracks the observed behavior of the PS 
experimental hardware set up, including during heavily loaded conditions. 
A comparison of results for the 3-bus PPS hardware HW experiments and SW 
simulations are now presented. Figure 6.59 depicts the RMS bus voltage vs. Load Setting 
at the CCI, and Figure 6.60 presents the corresponding relative error. Similar plots are 
shown in Figure 6.61 and Figure 6.62 for the RMS bus current vs. Load Setting at the 
CCI, and Figure 6.63 and Figure 6.65 for the RMS bus voltage vs. computed real power 
through the transmission lines and at the CCI. 
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Figure 6.59. RMS bus voltage vs. Load Setting (3-bus PPS hardware experiment and simulation model).  
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Figure 6.60. Relative error between simulated and experimental PPS bus voltage vs. Load Setting (3-bus 
PPS hardware experiment and simulation model) 
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Figure 6.61. RMS current vs. Load Setting (3-bus PPS hardware experiment and simulation model) 
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Figure 6.62. Absolute error between simulated and experimental PPS current vs. Load Setting (3-bus 
hardware experiment and simulation model) 
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Figure 6.63. RMS bus voltage vs. computed real power through the transmission lines that connects buses 
1 and 2(p) (3-bus PPS hardware experiment and simulation model) 
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Figure 6.64. RMS voltage vs. computed real power at the partitioning bus (3-bus PPS hardware experiment 
and simulation model); Note that here the first four points correspond to large changes in RL2, followed by 
smaller increases in ISet.  
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Figure 6.65. Relative error between simulated and experimental PPS computed real power vs. Load Setting 
(3-bus hardware experiment and simulation model) 
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Table 6.8. Average and maximum error data for tests on the 3-bus PS and PPS (SW vs. HW) 
Absolute/Relative Error Average Error Maximum Error 
| |V2| - |V2p| |/ | |V2| |, [%] 5.08 10.12 
| |V2| - |V2s| |/ | |V2| |, [%] 4.28 9.40 
| |V3| - |V3,PPS| | / | |V3| |, [%] 4.92 11.29 
 
| |I12| - |I12p| |, [A] 0.07 0.18 
| |I2| - |I2p| |, [A] 0.06 0.07 
| |I2| - |I2s| |, [A] 0.04 0.06 
| |I23| - |I2s3| |, [A] 0.04 0.06 
 
|P12-P12p|/|P12|, [%] 5.95 13.66 
|P2-P2p|/|P2|, [%] 6 18.84 
|P2-P2s|/|P2|, [%] 2.98 7.9 
|P23-P2s3|/|P23|, [%] 3.59 10 
 
 
 
Remarks: 
 
From Figure 6.60, Figure 6.62 and Figure 6.65: 
 The average relative errors in bus voltage (between the PPS HW and SW) are 
5.08%, 4.28% and 4.92% at buses 2p, 2s and 3, respectively, across all Load 
Settings.  
 The average absolute errors in current 
  through the transmission lines are 70mA and 40mA.  
 across the CCI are 60mA and 40mA at buses 2p and 2s, respectively.  
 The average relative errors in computed real power 
 through the transmission lines are 5.95% and 3.59%.  
 across the CCI are 6% and 2.98% at buses 2p and 2s, respectively.  
 The greatest errors in voltage, current and real power occur during heavily 
loaded conditions (e.g. Load Settings 15-20), which are well beyond the 
point of maximum power transfer (i.e. between Load Settings 4 and 5).  
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From Figure 6.63 and Figure 6.64:  
 P12p obtained in HW and SW begin to diverge after the system approaches 
the point of maximum power transfer between Load Settings 4 and 5. 
  The Chroma 63802’s control begins to experience difficulty regulating its 
power factor around unity after Load Setting 5. As a result, P2p and P2s 
appear to saturate and exhibit a linear relationship in HW, differing from the 
behavior seen in SW. 
 In general, testing would not occur after the point of maximum power 
transfer; however, Figure 6.63 shows that the 3-bus PPS remains stable 
beyond this point, demonstrating the non-destructive properties of the 
experimental platform. 
Summary: 
 The 3-bus PSHIL experiment is validated and verified for reliable and 
repeatable testing for Load Settings that are below the point of maximum 
power transfer for the transmission line that connects buses 1 and 2(p). 
 The experimental set up does not behave as expected after the transmission 
line becomes fully loaded; however, it does show that the experimental set up 
remains stable despite being in a normally unstable operating region.  
6.2.4 COMPARISON OF PSHIL RESULTS 
A comparison of results for the 3-bus PS and PPS hardware (HW) experiments are 
now presented. Figure 6.66 depicts the RMS bus voltage vs. Load Setting for qualitative 
analysis of the 3-bus PS and PPS HW; whereas, Figure 6.67 depicts an error analysis 
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between the experiments. Similar plots are shown in Figure 6.68 and Figure 6.69, for the 
RMS bus current vs. Load Setting, and in Figure 6.70 and Figure 6.72, for the RMS bus 
voltage vs. computed real power through the transmission lines and at the partitioned bus.  
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Figure 6.66. RMS bus voltage vs. Load Setting (3-bus PS and PPS hardware experiments).  
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Figure 6.67. Relative error between PS and PPS bus voltage vs. Load Setting (3-bus hardware 
experiments) 
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Figure 6.68. RMS current vs. Load Setting (3-bus PS and PPS hardware experiments) 
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Figure 6.69. Absolute error between PS and PPS current vs. Load Setting (3-bus hardware experiments) 
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Figure 6.70. RMS bus voltage vs. computed real power through the transmission line that connects buses 1 
and 2(p) (3-bus PS and PPS hardware experiments)  
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Figure 6.71. RMS bus voltage vs. computed real power at the partitioning bus (3-bus PS and PPS hardware 
experiments); Note that here the first four points correspond to large changes in RL2, followed by smaller 
increases in ISet. 
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Figure 6.72. Relative error between computed PS and PPS real power vs. Load Setting (3-bus hardware 
experiments) 
 
 
 
Table 6.9. Average and maximum error data for tests on the 3-bus PS and PPS hardware experiments 
Absolute/Relative Error Average Error Maximum Error 
| |V2| - |V2p| | / | |V2| |, [%] 2.79 7.13 
| |V2| - |V2s| | / | |V2| |, [%] 2.06 6.27 
| |V3| - |V3,PPS| | / | |V3| |, [%] 3.39 8.75 
 
| |I12| - |I12p| |, [A] 0.16 0.37 
| |I2p| - |I2s| |, [A] 0.01 0.02 
| |I23| - |I2s3| |, [A] 0.1 0.13 
 
|P12-P12p|/|P12|, [%] 6.09 15.3 
|P2p-P2s|/|P2p|, [%] 3.43 8.63 
|P23-P2s3|/|P23|, [%] 2.24 6.78 
 
 
 
Remarks: 
From Figure 6.67, Figure 6.69 and Figure 6.72: 
 The average relative errors in bus voltage (between the PS and PPS HW) are 
2.79%, 2.06% and 3.39% at bus 2p, 2s and 3, respectively.   
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 The average absolute errors in current through the transmission lines and 
across the CCI are 160mA, 100mA and 10mA, respectively.  
 The errors in both voltage and current at bus 2p begin to increase super-
linearly after Load Setting 10. This deviation is clearly seen in Figure 6.70, 
where the computed real power at bus 2p is no longer able to track the same 
points at the PS, resulting in rapidly increasing relative error (Figure 6.72). 
This behavior occurs after transmission line 1 passes its point of maximum 
power transfer and the Chroma 63802 is unable to properly maintain its 
received current set point. 
 Error thresholds are not exceeded for current and real power until Load 
Settings 19 and 16, respectively. Both Load Settings occur well after the 
point of maximum power transfer is reached for transmission line 1.  
Summary: 
Non-destructive, steady-state testing of this PSHIL experimental set up is validated and 
verified for repeatable and reliable testing up to 100% of the rated real power for the 
transmission line. While testing beyond the point of maximum power transfer is generally 
not of interest, the experimental platform does not allow voltage collapse to occur, 
resulting in an added level of protection to the testing equipment in the event that the 
point of maximum power transfer is exceeded.  
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6.3 COMMENTS 
 This chapter provided a proof-of-concept for small-scale, physically distributed 
power systems experimentation. Specifically, it presented results for mathematical and 
simulation models, as well as hardware implementations, of a 2-bus physically 
distributed PHIL and a 3-bus PSHIL experiment. The results are summarized as follows: 
 The NR-PPF solution, particularly the bus voltage magnitudes, are sensitive 
to the value of VCVSB . 
 Increasing the impedance on the secondary side of the CCI: 
 reduces the impact of VCVSB on the NR-PPF solution 
 increases the power system’s steady-state stability tolerance to 
communication and control latency. 
 The PS and PPS simulation models in this chapter: 
 track one another within specified tolerances over a wide range of 
system loading. 
 track the observed behavior of the PHIL and PSHIL experiments that 
they model within specified tolerances, for all Load Settings up to the 
point of maximum power transfer of the primary side transmission 
line. 
 The PS and PPS HW experiments: 
 track one another within specified tolerances for all Load Settings up 
to the point of maximum power transfer of the primary side 
transmission line. 
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 allow for non-destructive testing up to and beyond the point of 
maximum power transfer is reached on the primary side transmission 
line (i.e. the system does not experience voltage collapse).   
 serve as a validated and verified proof-of-concept for steady-state 
PHIL and PSHIL experimentation. 
It is important to note that ability to identify limitations in remote PSHIL 
experimentation is invaluable. While the observed behavior of remote PSHIL 
experimentation did not always match that of its unpartitioned counterpart, particularly 
during very heavy loading conditions, the PPS tracked the PS within specified tolerance 
for all other scenarios.  
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7. CONCLUSIONS 
This thesis investigated the potential of remote Power Systems Hardware-in-the-
Loop (PSHIL) experimentation. Understanding PSHIL experimentation is expected to 
expedite the prototyping of shipboard power systems by allowing for safe, reliable and 
repeatable remote experimentation of new components and systems.  
When designing a remote PSHIL platform it is important to understand how 
communication and control delays, as well as control gains and impedances of the 
interface that couples the partitioned subsystems impacts on the overall performance of 
the experimental platform. Doing so can help to verify which tests are possible via 
remote testing, as well as identifying limitations of the remote experimental set up (i.e. a 
subset of tests that cannot be performed remotely).  
This thesis has addressed these issues by making the following contributions.  
7.1 CONCLUSIONS AND SUMMARY OF CONTRIBUTIONS 
The contributions of this thesis are summarized as follows: 
 Partitioned Power Flow (PPF) equations and the PPF problem were presented 
for physically distributed power systems that explicitly accounted for: 
 communication and control delays between partitioned subsystems; 
 control gains and impedances of the interface that couples the 
subsystems. 
 A reduced dimension representation of the PPF equations was developed, 
which: 
 utilized a Newton-Raphson (NR) approach to solve the PPF problem; 
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 assumed that the state variables introduced during system partitioning 
are dependent on the state variables common to the unpartitioned 
system at the partitioning bus; 
 allowed direct comparison between the NR-PPF and NR-UPF 
Jacobians. 
 A convergence theorem for a NR-PPF algorithm was presented and outlined 
as follows: 
 Given: Solutions to the PPF exists, 
 Then: There exists limits on the initial conditions and communication 
and controls interface parameters (i.e. communication delays, control 
gains and interface impedance), such that: 
 the reduced dimension NR-PPF algorithm converges to a 
solution; 
 the solution to the reduced dimension PPF equations can be 
used to reconstruct a solution to the original PPF equations, 
where a solution was otherwise unavailable. 
 Considerations for the design and implementation of general partitioned 
power system experimental set ups were outlined. 
In order to validate the above contributions, a physically distributed 2-bus Power 
Hardware-in-the-Loop (PHIL) and a 3-bus Power Systems Hardware-in-the-Loop 
(PSHIL) experimental set up were designed, implemented and tested. A summary the 
results are now presented. 
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The following conclusions are pertinent when designing the Communication and 
Control Interface (CCI) that couples the partitioned power subsystems. Addressing them 
will maximize the ability of the partitioned system to mimic the behavior of its 
unpartitioned counterpart. 
 The impedance on the remote side of the intended test set up is important 
when choosing the controllable sources involved in the CCI. The larger that 
the remote side impedance, the less impact the internal impedance of the CCI 
will have on altering the operating point of the partitioned system from that 
of the unpartitioned system.  
 In the event that the choice of controllable sources for the CCI are limited, 
and the internal impedance is too large, series compensation of the 
impedance at the remote bus can help reduce the error in the steady-state 
operating point between the partitioned and unpartitioned systems. 
 The steady-state stability of the physically distributed system is sensitive to 
small amounts of communication and control delay. It is pertinent to choose 
a network link between the subsystems that minimizes the delay within the 
acceptable bounds. If such a network is not available, a reduced range of 
steady-state testing may still be performed.  
The following conclusions apply to the simulation and experimentation of PHIL and 
PSHIL. 
 Simulation of partitioned and unpartitioned power systems is essential to the 
design process of the corresponding experimental set ups. Simulation was 
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shown to offer an accurate qualitative and quantitative assessment of the 
behavior seen in experimentation. 
 Metrics such as relative error between bus voltage magnitudes and real 
power throughout the network, are effective at quantifying the performance 
mismatch between the partitioned and unpartitioned power systems. 
 The feasibility of non-destructive, remote testing of PHIL and PSHIL 
systems (i.e. simulation to hardware and hardware to hardware) for steady-
state studies has been validated, subject to various loading conditions (i.e. 
light to heavily/critically loaded). 
7.2 EXTENSIONS AND FUTURE WORK   
The work presented in this thesis can be applied to a wide range of remote PHIL and 
PSHIL experimentation. The presented PHIL and PSHIL examples are intended to 
encourage further research into remote testing of physically distributed power systems, 
by outlining the entire design process and offering an initial proof-of concept. 
Several examples of future work in the area of PHIL/PSHIL include:  
 modification of the CCI for transient/dynamic studies; 
 studies on the effects dynamic communication delay on system stability; 
 the design of advanced control strategies for phase correction/compensation 
of delay-induced phase shifts between partitioned subsystems. 
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A APPENDIX A: 3-BUS PPF EQUATIONS 
 
 
 
 
The reduced dimension NR-PPF equations are obtained as follows: 
1. Choose bus 1 as the slack bus (i.e. 1 1, V given) and define the remaining 
state variables as  PPSx . 
 
2
3
2
2
3
2
p
s
PPS
p
s
x
V
V
V



           
 
 
(107)
 
2. Determine ,Bus PPSY . 
3. Determine the power flow equations: 
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where 
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Note that I2s is the current communicated to bus 2p from bus 2s: 
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4. Determine the mismatch equations: 
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5. The state variables for the PS and PPS are related as follows: 
 
2
3
2
3
1 0 0 0 0
0 1 0 0 0
1 0 0 0
0 0 1 0 0
0 0 0 1 0
0 0 1 0 0
p
dPPS PS
p
x F x b
V
V


 
                                        
 
 
(110)
 
6. The reduced dimension NR-PPF equations are defined as follows: 
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B APPENDIX B: 3-BUS TIME DELAYED LTI STATE SPACE EQUATIONS 
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with the characteristic equation: 
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where 
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The exponentials in (114) can be eliminated according to (93), resulting in the following 
equation: 
          2 2 22 4 2 22W                    (115)
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